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ABSTRACT 
Wey, Todd, Alan. Ph.D., Purdue University, December 1995. On Nonlinear Circuit 
Components with N-Shaped Conductance Characteristics. Major ProGssor: Lawrence L. 
Ogborn. 
Currently, three-terminal devices with N-shaped I-V characteristics are being 
fabricated for switching and multi-valued logic applications. The purpose of this study is 
to investigate switching speed improvements and potential problems of circuit designs 
employing these nonlinear devices. In this work, both two-terminal and three-terminal 
devices are analyzed. A design methodology is developed for a second-order two- 
terminal device circuit and a novel method of I-V characterization is presented. For the 
three-terminal device, a simple PSpice macromodel is developed and a new figure of merit 
for switching speed improvement is given. A practical chaotic synthesis method is 
proposed for this device in a third-order autonomous feedback circuit. The success of this 







Nonlinear circuits are an interesting and increasingly important area of circuit theory, 
but the availability of nonlinear design techniques limits their practical application. While 
electrical engineers are well educated in the area of linear circuits, many lack an 
understanding of nonlinearities and how to manage or apply them effectively. The result is 
often a one to one association of nonlinearity with undesirable behavior. With successfL1 
design methods and performance predictions, an engineer could be comfortable with 
nonlinearities and manipulate or even create them to his advantage. Of course, a general 
set of nonlinear design tools is well outside the scope of one stutly and probably one 
lifetime; but the development of a toolkit for a general type of nonlirlearity with emphasis 
on a base application may be possible. 
Why would an engineer leave a comfortable linear world? The theory is well known 
and the results speak for themselves. Mainly, engineers pursue nonlinear approaches to 
obtain performance that linear circuits cannot provide. Several DC nonlinear hnctionals 
[ l]  such as analog multipliers and comparators are fairly common. Diodes have been used 
extensively to clip, clamp, block, rectifjr, etc. [2, 31, and transistors are the key element in 
digital electronics [4]. More recently, nonlinear DC transfer functions have been 
synthesized by the approaches of [5 ,6 ,  71. 
In the realm of dynamic circuits, linear circuit theory has a much greater foothold. 
In the DC domain, a nonlinear system is explained by nonlinear algebraic equations which 
can be solved graphically or by numerical methods. For dynarrlic circuits, coupled 
nonlinear differential equations must be solved. This is generally not possible in closed 
form. Good circuit simulators such as PSpice can numerically give accurate performance 
prediction, but a designer gains much less insight by this approach. A goal of this work is 
to demonstrate that supplementing linear techniques with nonlinear analysis can lead to 
practical nonlinear synthesis methods. 
As a motivational example, I cite the simple linear second-order autonomous system 
of Equation 1.1. 
Linear systems theory predicts a stable oscillation (assuming nonzero initial conditions) if 
the system characteristic equation gives a pair of complex conjugate poles lying on the 
imaginary axis. For this condition to occur, the damping term a must be exactly zero and 
the constant b positive. This design is not robust or practical since any deviation fiom the 
first requirement results in an instability or a decaying oscillation. 
By designing the circuit with nonlinear damping, it is possible: to obtain a second- 
order oscillation which is structurally stable and practical. Consider the case where the 
linear damping term a is replaced by the nonlinear damping of Equation (1.2) and let b 
equal one. The result is Van der Pol's equation [8]. 
Since the only equilibrium point of the system, x equal to zero, is locally unstable and the 
system is globally bounded, an oscillation is expected. 
The linear oscillator (a=O) and the nonlinear oscillator are furlctionally different in 
terms of energy and oscillation amplitude. The linear oscillator is a conservative system: 
the system energy remains constant for all time. The amplitude of the oscillation is 
determined by the system initial conditions, thus there exists an infinite number of possible 
oscillation trajectories in the phase plane. 
This nonlinear oscillator example is not conservative. The steacly state condition for 
the system is the same limit cycle for all initial conditions and the system may lose or add 
to its initial energy to achieve the the stable oscillation. Over the steady state limit cyle, 
the system energy may still change with time, but the net change in one period is zero. 
For -1< x <1 the system gains energy, and for I x 1 > l  the system loses energy. The 
oscillation amplitude is determined by the steady state trajectory which gives the energy 
balanced condition. Conservative nonlinear oscillators are also possible, but they suffer 
from the same practical downfalls as the linear oscillator. 
As an extension to this example, consider the same two osciilators driven by a 
sinusoidal forcing function. For nonzero initial conditions, the linear oscillator shows both 
a natural and a forced response. If the forcing function is at a different frequency than the 
natural oscillation frequency, a periodic or almost periodic system reisults. For zero initial 
conditions, the linear system response is at the same frequency as thie forcing fbnction or 
can be considered locked to the forcing function for all amplitudes anld frequencies. 
For the nonlinear oscillator example, the natural oscillation will exist and may or may 
not lock to the excitation as a function of amplitude and frequency. An interesting and 
important study is to predict the locked condition. This phenomenon. is a property only of 
nonlinear oscillators. The details of this section can be found in [8]. 
1.2 Linear Oscillator Circuits: A Brief Review of Techniques 
Since oscillators are a recuning theme in this work, a review of a few linear circuit 
techniques is worthwhile. Although these techniques give li i ted information for 
nonlinear systems, they do give insight into the possibility of an oscillation. As a vehicle 
for investigation, consider a linear two-port network terminated in ;a linear inductor and 
capacitor as shown in Figure 1.1. The two-port network contiiins only zero-order 
elements (resistors, controlled sources, ideal transformers, etc) and cam be characterized in 
terms of h-parameters. 
Zero-Order 
Fig. 1.1. Linear second-order circuit model. 
1.2.1 A time domain approach 
The time domain approach to analyzing the system of Fi,gure 1.1 begins by 
formulating the linear state equations. 
[I:] = 
Decomposing the matrix of Equation (1.3) into its eigenvdues and associated 
eigenvectors, a solution can be obtained given the initial conditions [9]. For a simple 
second-order system, the results of this method can be demoilstrated in the two 
dimensional state space plot. Equation (1.4) gives the characteristic equation which 
defines the eigenvalues for the system, and Figure 1.2 shows the associated eigenvectors 
in the state space. This theory predicts a stable oscillation (assuming nonzero initial 
conditions) as in Figure 1.2(e) if the system characteristic equation gives a pair of complex 
conjugate poles lying on the imaginary axis. Again this design is not practical since it is 
the boundary case between Figures 1.2 (d) and (f). 
1.2(a). Real Negative 1.2(b). Real E iva lues  1.2(c). Real Positive 
Eigenvalues of Opposite Sign E i l i l e s  
1.2(d). Complex Eigerfualues - 1.2(e). Compkx E~genvalws - 1.2(f). Complex Eigenva~lues -
Negative Real Psrt Zero Real Psrt P o s h  R s d  Part 
Fig. 1.2. Linear second-order system state space eigenvectors 
1.2.2 Frequency domain approaches 
Another popular approach to predicting autonomous oscillation in linear systems is 
to consider the sinusoidal steady state circuit model and enforce the Barkhausen criterion 
[lo]. In the circuit of Figure 1.1, the inductor and capacitor are replaced with their 
respective sinusoidal steady state impedances and the hybrid [ l  11 algelbraic Equation (1.5) 
is obtained. 
To obtain a nontrivial solution, the circuit matrix of (1.5) must have a determinant of zero. 
This requirement is the Barkhausen criterion and it generates a pair of equations in terms 
of frequency o and the circuit parameters. Solving these equations gives the fiequency as 
a function of circuit parameters and the required relationship between parameters to 
provide a conservative system. Applying this method gives the same results as the time 
domain approach for Figure 1.2(e). 
Another useful frequency domain approach is to consider terminating a one-port 
network of zero-order devices, capacitor and inductors to obtain a1 oscillation [12]. In 
the frequency domain, the one-port input irnmittance can be reduced to frequency 
dependent real and imaginary parts. By terminating the system in its negative compliment 
irnmittance, an oscillation is obtained. Writing a Kirchoff equation at the input port shows 
this is just a scalar application of the Barkhausen criterion. 
1.3 Nonlinear Resistance and Conductance Devices 
Nonlinear resistance and conductance devices have been studied since the vacuum 
tube era [8]. The fact that tubes and solid state devices are very nonlinear makes this a 
requirement not a novelty. The most commonly studied applications of these elements 
involve a linearization analysis about a bias point and an investigation of the linear small 
signal excitation response [13, 141. For many devices and circuit: configurations, this 
approach is highly successful and the nonlinearity effects are observed as distortion in the 
actual response signal. As discussed previously, this analysis fails to ,give a designer much 
information for certain nonlinear device applications such as oscillators. At best, the linear 
analysis predicts that an oscillation may exist and gives a reasonable frequency estimate. 
The rest of the important information lies in the nonlinearities. Thus, a successful 
nonlinear circuit analysis technique may be both application and nonli~~earity specific. 
Often devices with interesting nonlinearity lead to new or improved applications, but 
the desired nonlinear characteristics may also lead to undesirable dynamic behavior. 
Specifically, an N-shaped conductance or resistance device as in Figure 2.1 is interesting 
since it exhibits a negative differential resistance (NDR) region. This device has many 
possibilities, but it also has the potential to give an unwanted oscillati~on in the presence of 
stray inductance and capacitance. Therefore, it is essential to be able to predict problems 
and understand them for the successfbl application of these devices. 
N-shaped conductance and resistance oscillators have been heavily investigated in 
the past. Van der Pol's classic work in the 1920's [8] began as a model for a vacuum tube 
oscillator circuit. With the invention of solid state transistors, som.e interest was pulled 
away fiom negative resistance since these state of the art devices diid not have the NDR 
regions. In 1958, Esaki reinvented NDR regions with solid state: tunnel diodes [15]. 
These devices were popular in the 1960's and early 1970's and werle the typical example 
in early nonlinear circuits works [16, 171. Various applications were proposed for these 
devices with switches, oscillators, and negative resistance amplifiers being the most 
popular [18, 19, 20, 211. A more recent work in this area for microwave applications is 
given in [22]. 
Recently, new solid state Resonant Tunneling Devices @TI)) have become hot 
topics in the research literature. Both diodes and transistors have been presented which 
exhibit single and multiple negative resistance regions [23, 24, 251. Researchers in this 
area have speculated on a wide variety of potential applications for these new devices: RF 
oscillation, high speed switching, multi-valued logic, and A/D conversion [26, 27, 28, 291. 
The primary goal of this research is to analyze a two-terminal N-shaped conductance 
and a three-terminal N-shaped conductance and show that nonlinear analysis techniques 
can be used to predict unwanted behavior and interesting new behavior. Furthermore, the 
results here are intended to be a heads up to researchers investigating the previously 
mentioned applications. 
1.4 The Problem 
In this work, two fbndamental problems of using these devices in practice are 
addressed. The first problem concerns the I-V characterization of these devices. Often, 
basic laboratory techniques lead to characteristic measurements similar to Figure 1.3 [24, 
251. Is this a correct characterization? If not, can a simple experimental method be 
proposed to reconstruct a correct characterization? 
The second problem concerns the three-terminal device and has three parts. Since 
the three-terminal devices are being considered for high speed .switching and logic 
applications, can a figure of merit be developed for them similar to th'ose used to compare 
speed of transistors? Second, in the proposed applications, effects of' parasitic inductance 
and capacitance are often ignored or only first-order models are considered. Figure 1.4(a) 
gives an example of a simple switching network with a three-termin.al device and Figure 
1.4(b) gives a more complete model. Does a model which includes these components in a 
practical design configuration show the possibility of undesirable dynamics such as chaos? 
Third, can a design method be developed to synthesize a practical chaotic modulator from 
these devices? 
I vP V" v 
Figure 1.3. Typical I-V characterization seen in research literature. 
Fig 1.40) Fig 1.4b) 
Fig. 1.4. Circuit configurations under investigation. 
In the effort of solving these problems, several issues popped up which were equally 
interesting and their solutions are included in this study. For example, the I-V 
characterization method proposed in this work comes from a special case of a more 
general analysis of the system. 
1.5 The Structure of This Document 
This study has been organized into two major portions. Chapters 2 through 5 
investigate the two-terminal N-shaped conductance device. This work is done to set up a 
background for attacking the three-terminal device and also to rework many concepts 
fiom the standpoint of circuit design rather than analysis. Chapter 2 offers a stability plot 
approach to understanding and predicting the dynamics of the naturally arising second- 
order model of the two-terminal conductance. In Chapter 3, a method is given for 
predicting amplitude, frequency, and stability of autonomous and nonautonomous 
oscillations of the two-terminal device. In Chapter 4, a novel current-voltage 
characterization method is derived fiom the results of Chapters 2 and 3. Finally in 
Chapter 5, a quick look is taken at the implications of replacing the linear capacitance of 
the second-order model with a nonlinear one. 
Chapter 6 begins the three-terminal device work with the mathematical model and 
PSpice macromodel developed for this study. Chapter 7 takes a look at predicting 
switching times and switching figures of merit for these new devices. Chapter 8 provides 
a parallel development to the work of Chapter 3 for predicting autonomous and 
nonautonomous oscillations. In Chapter 9, a novel application of these devices is 
proposed and a design procedure developed for the practical synthesis of chaotic circuits. 
The results are fbrther investigated to show direct impact on the results of Chapters 7 and 
8. In Chapter 10, a design criterion is developed to determine wheth,er an available three- 
.terminal device is a candidate for a prescribed chaos design. 
All proposed ideas are verified throughout this work with PSpice simulation, and 
laboratory work is being presented as one separate chapter. Chapter 11 serves as a 
summary of the experimental demonstrations performed for this study. Finally, Chapter 
12 reviews and concludes the heart of this work. 
2. A TWO-TERMINAL DEVICE WITH AN N,-SHAPED 
CONDUCTANCE CHARACTERISTIC 
2.1 Introduction 
Although devices with negative differential conductance (NDC) regions are 
potentially useful, their practical characterization and application are often difficult [26, 
301. A systematic design and analysis method would be very helpibl to the engineer in 
predicting behavior. The goals of this chapter are to provide a desigp approach based on 
the local stability method of Liapunov [3 11. The results of the analysis are presented in a 
stability plane similar to [20, 3 21 but from a circuit designers point of view. 
2.2 The N-Shaped Conductance Characteristic 
The current-voltage characteristic of a typical two-terminal N-shaped conductance is 
shown in Figure 2.1. 
I "P vv v 
Fig. 2.1. N-shaped I-V characteristic. 
In this work, the device is modeled by the nth-degree polynomial in voltage as given 
by Equation (2.1). The device is termed a conductance device since it can be expressed 
only as a single valued function of voltage. 
From a modeling standpoint, this relationship is convenient since Spice circuit simulators 
have polynomial controlled sources and the derivatives of the func:tion with respect to 
voltage are continuous. Furthermore, many I-V solid state mo~clels are exponential 
hnctions and Equation (2.1) could represent a truncated expression [:33]. 
Although this model satisfactorily describes the equilibrium N-shaped conductance, 
it is often not sufficient in modeling dynamic applications of the practical device. The 
circuit of Figure 2.2 is considered in this chapter as the simplest priictical design model. 
The extra linear circuit parameters may be parasitics or components chosen by the circuit 
designer. A bias voltage is also shown in the circuit model. As the analysis in this chapter 
develops, it will become appparent these components are a necessary consideration due to 
the NDC region. 
R L 
I =: f (V) V Bias 
I 
Fig. 2.2. N-shaped conductance circuit model with applied bias. 
2.3 Second-Order Differential Equation Model and a Global Stability Plot 
Standard circuit analysis techniques are used to obtain the following differential 
equation models for the nonlinear conductor voltage and inductor current of Figure 2.2. 
2.3.1 Equilibrium points 
The first step in understanding this circuit is to evaluate the equilibrium points for an 
applied bias voltage. A usehl approach is the graphical load line imethod which can be 
anived at by considering the equilibrium condition of Equation (2.2). This approach is 
equivalent to the usual DC steady state analysis with the inductor a. short circuit and the 
capacitor an open. 
'Bias - ' f (V) = 
Figure 2.3 shows the load line intersections with the nonlinear resistance characteristic for 
two distinctly different values of series resistor R. R1 is selected to give a load line with 
either one or three equilibrium solutions depending on VBias. R2 is chosen to give only one 
equilibrium point over the entire bias range. 
Fig. 2.3. Load line approach to equilibrium point determination. 
A natural question to answer first concerns the critical value of the series resistor 
which separates these two different equilibrium results. This value corresponds to the 
minimum slope (since negative) of the nonlinear conductance characteristic and occurs at 
its inflection point. This value is denoted as grmn and the following relationship guarantees 
a single equilibrium point for all bias voltages. 
2.3.2 Linearized stability of equilibrium and nonequilibrium points 
The next step in this analysis is to look at the local stability of both equilibrium and 
nonequilibrium points. To begin, the differential equation is normalized by defining 
1 
r=- m * and zo = g 
The time scaled differential equations become 
A perturbation analysis is performed on Equation (2.6) and the local stability of 
equilibrium and nonequilibrium points determined by the eigenvalues of the linearized 
variational equations as suggested by Liapunov [31]. Equation (2.7) gives these 
eigenvalues where g denotes the incremental conductance evaluated at the point of 
interest. 
It is clear fiom the form of the eigenvalue expression there are different types of 
stability and instability dependent on circuit parameters and the incremental conductance. 
One observation is that for g>O, the eigenvalues are guaranteed to have negative real 
parts; thus, equilibrium points lying on the I-V characteristic in a positive differential 
conductance region are locally stable. The following relationships define the basic stability 
results over the entire range of g. 
Case 1. Complex eigenvalues and g < 0. 
In this underdamped case, the equilibrium point is locally stable if the real 
parts of the eigenvalues are negative. The following relationship defines 
the stable subregion. 
Case 2. Real eigenvalues and g < 0. 
a. Overdamped subregion I. 
At most one eigenvalue is positive. Equation (2.11) defines this subregion 
and (2.12) defines the condition for stability. 
b. Overdamped subregion 11. 
Both eigenvalues are real and at least one of them is positive. This 
subregion is never stable and is defined by Equation (2.13). Equation 
(2.14) defines the condition for two positive eigenvalues. 
Case 3.  Underdamped and g > 0. 
This region is always stable. 
Case 4. Overdamped and g > 0 
This region is always stable. 
2.3.3 Stability results 
The results of this analysis can be summarized in the stability plane of Figure 2.4. 
Fig. 2.4. The stability plane for the second-order circuit: model. 
The four characteristic equalities hi(g) are plotted on a diiensi.onless axis versus -g 
and the inequality relationships applied to define different regions of clamping and stability. 
By this approach, the dimensionless quantity R/Zo becomes a fundamental design 
parameter and is a horizontal line in the stability plane. Looking at different placements of 
RIZo, the performance of a given design can be predicted as a function of the incremental 
conductance. The derived inequality constraints lead to the following six regions in this 
stability plane. 
Region A. Underdamped and stable - stable foci 
Region B. Underdamped and unstable - unstable foci 
Region C1. Overdamped and stable - stable nodes 
Region C2. Overdamped and unstable - saddle points 
Region Dl. Overdamped and unstable - saddle points 
Region D2. Overdamped and unstable - unstable nodes 
2.3.4 A design approach 
The stability plane of Figure 2.4 can now be used to design difyerent types of steady 
state dynamic behavior. This plane has been created irrespective of the h value, and 
large signal behavior can be predicted by looking at placements of bi, relative to the other 
circuit parameters. The local damping of equilibrium points is preldicted by placing this 
value on the -g axis and looking at its location on the R/Zo line. For stable equilibrium 
point designs, the local conductance must lie in one of the locally stable regions. For 
oscillatory designs, the voltage across the negative conductance is going to be varying. In 
this case, the conductance term will be dynamic. With R and Zo given, the local stability 
of both equilibrium and nonequilibrium points is confined to the R& line. Thus, 
oscillation quality can be predicted based on location of h. Different simple modes of 
operation are now investigated based on the stability plot. 
The first type of behavior is the switch mode of operation where the series resistance 
is chosen greater than the critical value and gives at least one stable equilibrium point for 
each bias voltage. As the bias voltage is slowly varied back and fortlh across the nonlinear 
conductance, the circuit has memory and displays DC hysteresis as shown in Figure 2.5. 
Although this mode of operation is of least importance in designing oscillators, it is a good 
beginning since it gives a practical way to develop an estimate of . As the series 
resistance value approaches Lti-I, the amount of hysteresis will decrease. 
I v 
Fig. 2.5. Demonstration of DC hysterisis in second-order model. 
The second mode of operation is a single, stable equilibrium point for all bias 
voltages. This is the mode required for a typical DC characteristic measurement. The first 
requirement is that R<%,ti,l, which eliminates the C2 and Dl regions (saddle points) of the 
stability plot from the system dynamics. To obtain globally stable eqiuilibrium points for all 
V ~ i m  requires - e < l / Z o  and suggests a selection of Zo. Now with g,,,i,, estimated fiom the 
hysteresis and Zo chosen, the R/Zo ratio is selected to give a globally stable scheme. These 
ideas are illustrated in Figure 2.6. 
Fig. 2.6. Stability plot design for single, stable equilibrium points. 
The third and fourth modes of operation are steady state autonomous oscillations. 
The approach used here is to design for a single equilibrium point which is unstable. To 
obtain a nearly sinusoidal oscillation it becomes intuitive to design th~e quilibrium point to 
have underdamped instability and that be limited to underdamped regions. More 
specifically, as g oscillates along the horizontal R/Zo line, the linearized eigenvalue 
(damping) should attain both positive and negative real parts over one cycle of the 
periodic motion. This means energy is being dissipated and supplied by the device over 
Werent times of the oscillation. Also to obtain a nearly sinusoidal oscillation, the 
imaginary part of the eigenvalues should remain fairly constant over the dynamic range of 
g. By choosing Zo appropriately, the dynamics of g can be confined from entering the Dz 
region of the stability plot for a given h. By a similar argument, g- needs to be well 
into the overdamped unstable region for a relaxation oscillation. Figure 2.7 gives a sample 
design of a nearly sinusoidal oscillator. 
Fig. 2.7. A nearly sinusoidal oscillator design. 
The design method presented here can be summarized as followrs. 
1. Estimate g- of the nonlinear conductance. 
2. Choose the value of ZO based on the desired dynamic pefi~rmance. 
3. Choose RIZo to achieve the correct type of stability. 
4. Set VBiaa in the load line diagram to obtain the correct equilibrium point. 
5. Frequency and magnitude scale as required. 
2.3.5 Notes on the stability plot 
Several interesting observations can be made about the stabi1i.t~ plot of Figure 2.4. 
They are listed here since they provide insight into the system behavior. 
1. The hl(g) line corresponds to the linearized Barkhausen oscillation condition, 
real part of the eigenvalues is zero. 
2. -g- less than 1/& is a necessary condition to obtain global stability. 
3.  R& less than unity is a necessary condition to obtain autonomous oscillation. 
4. Regions C2 and Dl are not important for R G t i m l .  
5. There exists an upper bound on R/Zo to obtain a single equilibrium point for 
all bias voltages. 
6. The intersection point of hl(g), h2(g), and h3(g) is determined solely by Zo and 
always occurs at the value of one on the vertical axis. 
7. By correct selection of parameters, it is possible to obtain autonomous 
oscillations about the DC hysteresis loop given when FL>Gti,l. This mode 
requires all three equilibrium points to be unstable. 
8. REo represents a stability "load" line which qualitatively characterizes the 
time varying eigenvalues as a hnction of incremental conductance. It is 
important to note that an oscillation which covers the entire negative resistive 
range passes through g- twice per cycle, and in general. the range of g is not 
symmetric over each half cycle. 
2.4 A Third Order Polynomial Example 
Consider an n-type nonlinear conductance whose current-voltage characteristic is 
adequately modeled by Equation (2.17). 
I = f (V) = 0.25V - 0.225V + 0.06V 
External device parameters dominate any parasitics and include an inductance of luH and 
a capacitance of 0. lnF. The series resistance is left as a design variable to demonstrate the 
use of the stability plot. 
2.4.1 The stability plot 
The first step to analyzing this problem is to generate the stability plot of Figure 2.8 
based on the given parameters. 
Z, = - = 100 ohm \I: 
g, = -0.0075 mho @ V = 0.3 Volts 
Fig. 2.8. Stability plot for example system. 
From the stability plane the following observations can be made. 
1. By choosing R/Zo between 0.75 and 1.333, global stability is predicted. 
2. A relaxation type of oscillation is not expected for any choice of R/Zo. 
3. Choosing R/Zo less than 0.75 and applying a suitable bias voltage should result 
in a nearly sinusoidal oscillation. 
4. Oscillation amplitude predictions are available in the next chapter. 
2.4.2 Simulation results 
PSpice is used to show that the stability plot method successfblly predicts the circuit 
dynamics. For the first simulation, R/Zo is chosen to be unity and the bias slowly swept to 
show that all equilibria are globally stable. The stability is demonstrated by the successfbl 
transient mapping of the I-V characteristic in Figure 2.9. 
Fig. 2.9. I-V characteristic reproduction with slowly swept bias voltage. 
For the second simulation, R/Zo equals 0.25 and the circuit is held at constant bias to 
show that a nearly sinusoidal oscillator exists as predicted. This result is shown in Figure 
l2.10. 
Fig. 2.10. Nearly sinusoidal oscillator design results. 
2.5 Summary 
The results of this chapter show that by using a stability plot approach a 
straightforward design procedure can be developed for the seoond-order N-shaped 
c:onductance model. It also showed that a straight linearization albout the equilibrium 
points and application of the Barkhausen criterion gives a marginally successhl oscillator 
design at best and is more likely not to work at all. A stability plot approach is far 
superior. 
3. A SECOND-ORDER N-SHAPED CONDUCTANCE: OSCILLATOR 
3.1 Introduction 
N-shaped conductance circuits make useful autonomous oscillsltors and can also be 
locked to a driving source. For autonomous applications, it is important to be able to 
predict the fiequency and amplitude of the oscillation. For nonautonomous applications, it 
is necessary to predict the required driving amplitude and the fiequency range of locking. 
'This work is also a good beginning into the modeling of coupled autonomous oscillators 
[34] and optically driven oscillators [3 5, 36, 37, 3 81. 
In the previous chapter, a method for designing a second-order autonomous 
~xcillation was presented, but little information was obtained for its amplitude and 
fiequency. Also the limit cycle was assumed to be stable. For this unforced circuit, 
stability is easily argued based on the structure of the I-V characteristic, the load line 
placement, and the global stability of the system. In this chapter, a mathematical predition 
of the amplitude, fiequency, and stabilility of an autonomous oscillation is presented. 
A.lso, the nonautonomous oscillator is studied and amplitude and frequency range of 
locking to the driving source is derived. 
3.2 Application of the Harmonic Balance Method 
A first-order Harmonic Balance Method (HBM) [31] is applied to predict the 
existence of limit cycles and their local stability for both the autonomous oscillator and the 
sinusoidally driven circuit. The unforced circuit is treated as special case where the 
driving source has zero amplitude. Two circuits of interest are s h o ~ m  in Figures 3.1 and 
2 By a source transformation, the two circuits are hnctionally equivalent after a 
iiequency domain gain normalization and can be studied at the same time. The circuit of 
Figure 3.1 will be investigated in this chapter. A complimentary method to this approach 
is presented in a classic paper by Kurokawa [39]. 
Fig 3.1. Driven second-order configuration one. 
R L 
Fig. 3.2. Driven second-order configuration two. 
3.2.1 The basics 
The state equations for the circuit of Figure 3.1 are given by Equation (3.1). 
where 
,4pplying a time scaling and change of variable, the normalized circuit equation becomes 
where 
t  t ' = -  R 2 - , V = Z 0 I L ,  and y = -  r n '  O -  ,Zo 
To apply the first-order HBM, assume Vx and V1 are nearly sinusoidal and 
adequately represented by Equation (3.5). The coefficients are modeled as slowly time- 
varying to apply a local stability analysis in the neighborhood of an equilibrium limit cycle. 
V, = A(t) coswt + B(t) sin wt + C(t) 
V, = D(t) coswt + E(t) sinwt + F(t) 
Y,  = \ coswt +V, sinwt 
Substituting Equation (3.5) into (3.3) and gathering orthogonal terms leads to the 
following set of HBM equations. 
Here fh, fsin, and f- represent the coefficients of cosine, sine, and constants which are 
present after retaining only the fbndamental frequency terms of the nonlinearity response. 
3.2.2 Equilibrium solutions 
The next step of the HBM is to obtain the equilibrium limit cyclle solutions by setting 
the time derivatives of Equation (3.6) to zero and solving the n:sulting simultaneous 
nonlinear equations. The analysis is greatly simplified by letting the voltage of V1 become 
the phase reference and making B equal to zero. This approach forcles the driving voltage 
to have an unknown phasing which is found by letting Vb become a variable. Now (3.6) 
can be reduced to the set of three simultaneous nonlinear equations in 4 C and Vb given 
by (3.7). Va and the frequency o are specified for the driven case. For the autonomous 
case, Va and Vb are zero and the three unknowns are 4 C and a. 
A(1-w2)+  yZo  f,, = Va 
-w(y A + Zof,) = 
C + Y ' o f  ,, = 'Bias 
For the autonomous oscillation, this system reduces to the set of' equations given by 
Equation (3.8). 
For the driven circuit, a more usehl set of equations is obtained by considering the total 
driving source amplitude at frequency a. 
tan 8 = -w(y A + Zof,) 
4 1 - w 2 ) + y  Zof,, 
With B equal to zero, expressions for f, and fmt are obtained by applying a Taylor 
expansion to the polynomial nonlinearity about C. 
The equilibrium solutions of the autonomous oscillator are found by substituting the 
expressions of Equation (3.10) into (3.8). The resultant two nonlinear algebraic equations 
in A and C give two level curves in the A-C plane and their intersections are the 
equilibrium solutions. The frequency o is independent of A and C. 
A similar result is obtained for the nonautonomouse oscillator. Substituting 
Equation (3.10) into (3.9) gives two simultaneous nonlinear equations in A and C. 
Equation (3.9b) is independent of V, and frequency, and it is a level curve in the A-C 
plane. Equation (3.9a) represents a second level curve in the A-C plane which is 
dependent upon V, and frequency. The intersections of the two curves give the 
equilibrium limit cycles' amplitudes and offsets. Equation (3 .9~)  tietennines the phase 
difference between the driving source and V1. 
3.2.3 Stability of equilibrium limit cycles 
To complete the analysis, small perturbations about the equilibrium limit cycles are 
performed to predict stability. This requires the linearization of the system given by 
Equation (3.6) at the equilibrium limit cycle of interest denoted by (A, C,). 
where 
The local stability of an equilibrium limit cycle is found by applying the Routh stability 
criterion to the characteristic equation of this linearized system. Tllis approach is easily 
implemented in a spreadsheet and example results given in section 3 3. 
3.3 Autonomous Oscillator Results 
To hlly appreciate the properties of the nonlinear autonomous oscillator, the results 
of the equilibrium analysis are hrther investigated. In Equation (3.8a), the expression for 
lo is independent of the nonlinear coefficients. It implies that if the practical oscillation is 
:nearly sinusoidal, then the frequency should be relatively insensitive to small changes in 
these coefficients. This result is identical to the oscillation frequency obtained from 
<applying the Barkhausen criterion to the linearized small signal model at the DC bias point. 
Equations (3.8b) and (3.8~) also give interesting results. Equation (3.8b) represents 
;a constant level curve in the A-C plane and (3.8~) is a level curve which is dependent on 
'Vbiu. Their intersections give the possible oscillation amplitudes and dynamic biases. 
Therefore, the major impact of the nonlinearities will be on the steady state oscillation 
amplitude and the bias voltage across the nonlinear conductance. Further manipulation of 
:Equation (3.8~) into (3.13) helps in understanding the circuit performance. 
1 v, - c 
i=2, even Y 20 
- f (C? 
This equation is interesting because the right hand side is the equililbrium point load line 
expression of Equation (2.3). So if C is equal to the DC value obtainled by considering the 
inductor a short circuit and the capacitor an open, A equal to zero is a solution. If C is not 
equal to the DC value, then A equal to zero is not a solution. In geieral, these nonlinear 
expressions in A and C will provide more than one solution and the stability analysis must 
be performed to determine which limit cycles are stable. 
This result concerning C needs to be hrther analyzed because it has serious 
implications on the circuit performance and the way we typically perceive oscillations to 
exist. A simple example is now presented as a vehicle to develop insight into the 
performance of a more complex I-V characteristic. Consider an IN-type characteristic 
which is adequately modeled by the third-order polynomial (n=3) of ELquation (3.14). 
In this case, Equation (3.13) can be solved explicitly for A in ternis of C and Equation 
(3.8b) provides the second supporting equation. 
Several important conclusions can be drawn from Equation (3.15) mi are listed here. 
1. Under steady state oscillation, the only DC bias point which is equal to C 
occurs at the inflection of (3.14) and the amplitude of osc:illation is determined 
by (3.16) evaluated at that bias point. 
2. For all other nearly sinusoidal oscillation cases, the right side of Equation 
(3.15) must be positive. Therefore, the relative position of C can be 
understood by looking at the equilibrium point load lines on the characteristic 
curve as in Figure 3.3. For load limes intersecting the negative resistance 
region in unstable regions, C always tends toward the inflection point to satis@ 
Equation (3.15). In Figure 3.3, C1 corresponds to load 1i:ne 1 and a shift away 
from the DC equilibrium point is clearly seen. This result is due to the polarity 
of the curvature of the I-V characterstic for that load line. Load line 2 shows a 
shift in the other direction. The delta equation in Figure 3.3 is the numerator 
of Equation 3.15. 
So in general, the dynamic bias C will not be equal to the DC bias point. This effect 
is referred to as back rectification in [40]. This result is unintuituve based on what is 
learned in linear circuit and small signal theory. So what does thus mean to a circuit 
designer? I conclude this discussion of the dynamic bias with these points. 
1. The equilibrium voltage and currents can never be completely "decoupled" 
fiom the dynamic response as in a usual linear method. 
2. The stability plot boundaries become slightly fUzzy. 'Jlro insure stability or 
instability, the designer should not design right at a boundary as the 
Barkhausen criterion suggests. An oscillation may exist or take quite a long 
time to die out because C must go to the equilibrium (nonoscillation) value. If 
an oscillation is expected, there will be a build-up time in C to achieve the 
stable oscillation. 
3. The dynamic bias exists to satisfjr energy balance requirements. 
Load Line 1 Load Line 2 
Fig. 3.3. Demonstration of dynamic biasing. 
;3.4 An Illustrative Example of an Autonomous Oscillator 
Recalling the nearly sinusoidal oscillator design from the previous chapter, the 
following expression in oscillation amplitude, offset, and frequency are obtained fiom 
Equation (3 3). 
I 
w =  ' = 15.41 MHz 
2 z m  
Figure 3.4 gives the solution of Equation (3.17) plotted on the same curve as the PSpice 
simulation. It is evident fkom this plot that distortion is present but the approximation of a 
nearly sinusoidal waveform is sufficient. This result hrther verifies the design 
methodology presented in the previous chapter. Another interesting result is shown in 
Figure 3.5. The oscillator circuit is slowly swept by the DC voltage source as was done 
for the globally stable simulation of Figure (2.9). An interesting artiifact is seen in Figure 
3.5. The forward and reverse sweeps are different. This is another effect of the dynamic 
bias. This simulation demonstrates the build-up and wind-down time required for the 
oscillation to reach steady state. This effect has been misinterpreted as an intrinsic 
bistability in the characterization of such devices [41]. Other researchers have argued to 
the contrary [30, 42, 43, 441 but often without strong evidence. Further investigations 
into predicting this effect in mechanical systems have been done by Biajaj [45]. 
. --. . . 
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T i m  
Fig. 3.4. Nearly sinusoidal oscillator example. 
Bias Voltage 
Current 
8U 2 0 W  4 0 W  6001dl 
Voltage at input node of the inductor 
Fig. 3.5. Bias voltage sweep results. 
3.5 An Illustrative Example of a Nonautonomous Oscillator 
Consider an N-shaped conductance modeled by the cubic expression of Equation 
(3.18) in the circuit of Figure 3.1. Using the stability plane method of the previous 
chapter, Zo equal to 5000 and R equal to 2500 should give a nearly sinusoidal oscillation 
for the undriven system with VBk set to zero. This setting of VBms leads to a load line 
through the point of symmetry of this conductance and the oscillations of this circuit will 
have zero DC component. Although this is a special case, the results are sufficient to gain 
insight into the behavior of the driven dynamics. 
For an equilibrium DC component (Co) equal to zero, the equiliibrium amplitude of 
oscillation (&) can be determined for a given source amplitude (V,) and fiequency (a) 
fiom Equation (3.9a). Another approach to the analysis is to plot the required source 
amplitude at a fixed fiequency as a hnction of equilibrium amplitude using (3.9a). On the 
same plot, the local stability results obtained fiom Equation (3.1 1) can be shown. 
Figures 3.6, 3.7, and 3.8 give the results for this example. Similar results are 
obtained for a microwave system in [39] by an impedance locus approach. As expected, 
.the required driving amplitude goes to zero as the resonant fiequency is approached. 
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Fig. 3.7. Injection locking predictions for 0.75<0<0.95. 
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Fig. 3.6. Injection locking predictions for 0.10<0<0.70. 
Fig. 3.8. Injection locking predictions for 1.00<0<1.20. 
Figure 3.9 gives another interpretation of the same data. This curve represents the 
minimum required driving amplitude to obtain injection locking as a hnction of driving 
frequency . 
0 0.2 0.4 0.6 0.0 1 1.2 1.4 
Angular Frequency (radians) 
Fig. 3.9. Required amplitude for locking vs. frequency. 
An interesting idea based on these curves is an AM signal amplifier. Consider the 
urformation waveform at much lower frequency than the carrier. For amplification of the 
information signal, look at Figures 3.6, 3.7, and 3.8 to find a frequency curve where 
Equation (3.19) can be minimized with stable locking. For this circuit, a good choice is a 
normalized o of 1.13 and a zero signal camer amplitude of approximately 0.7 Volts. The 
PSpice verification of this idea is presented in Chapter 8. It is mentioned here to show the 
strength of the HBM. 
3.6 Summary 
The focus of this chapter was to investigate the autonomous and nonautonomous 
nearly sinusoidal oscillations of a second-order N-shaped conductance circuit and give a 
method for predicting the existence and stability of equilibrium limit (cycles. By applying a 
first-order Harmonic Balance Method, good predictions were obtained. 

4. Experimental N-Shaped Conductance Charac:terizations 
4.1 Introduction 
Since a good characterization of an N-shaped device is a hndamental concern to the 
circuit designer, experimental testing issues need to be addressed. A simple and common 
lumped circuit approach is to set up a test circuit such as Figure 4.1 and choose R and Zo 
to give a single globally stable equilibrium point for the entire range: of VBils. The values 
for steady state current and voltage can be read off the low frequency meters and the DC 
characterization is obtained. Now with the nonlinearity known, bridge or other convenient 
AC techniques can be used to approximate L and C. Unfortunatel:~, this scenario is not 
always feasible. Often the parasitic inductance in the test fixture, wiring, or packaging is 
large enough to cause an autonomous oscillation. As developed in the previous section, 
these oscillations usually give rise to dynamic biases which ultimately throw off the 
characterization attempt. 
l M  + 
v Eios &p+?$fAA~7q@ - T 1 = f(v' 
Fig. 4.1. Typical I-V characterization circuit. 
A solution to this problem, as implied by the stability plots of' Chapter 2, is to add 
capacitance across the nonlinear conductance or reduce the series iiductance. By doing 
so, the value of Zo is decreased. Historically, engineers have gone to painfbl extremes to 
reduce this series inductance [46, 471. Others have tried mounting the device between 
capacitive plates to achieve stability. In many test circumstances, the correct nodes are 
not accessible and series inductance can only be reduced so far. One group has proposed 
imbedding the devices in high-order broadband matching networks to squelch the 
oscillations, but this is clearly not a trivial or flexible approach [48]. A microwave 
measurement technique has been recently proposed in [49] to extrapolate to the non- 
oscillatory data. The goal of this chapter is to propose a new characterization method 
which anticipates the instability problem and makes use of it. 
4.2 A Proposed N-Shaped Conductance Characterization Meth~od 
Consider using the same circuit configuration as in the simple characterization 
scheme and add a spectrum analyzer to monitor the voltmeter measurement. Assume if 
the circuit breaks into an oscillation it is nearly sinusoidal and aclequately modeled by 
V=Acosot+C. Applying the harmonic balance results to the inductor current of Equation 
(4.1) gives Equation (4.2) where the current is broken into a time viuying component and 
an average value. 
If there is no oscillation, the measured DC current and voltage ;are accurate I-V data. 
When the bias reaches a level to cause oscillation, the current and voltage displayed by the 
meters no longer give accurate DC data. What I propose is to use the results of the 
harmonic balance approach to back out a polynomial fit over the unstable region. The 
current and voltage measured by the low frequency meters are IAVE and the average 
voltage C, and the hndamental component of oscillation given by the spectrum analyzer is 
related to amplitude A. (Of course if the spectrum analyzer shows; the waveform to be 
highly distorted, the assumption of a nearly sinusoidal voltage is hvalid). Therefore, an 
approach to modeling the unstable negative conductance region is to make n 
measurements, where n is the number of terms in the polynomial fit, and use Equation 
(4.2a) to obtain a system of linear equations in n unknowns which yield the polynomial 
coefficients. 
By the substitution theorem [ 5 ] ,  a new circuit model can be used to develop the 
measurement theory needed here. The capacitor and nonlinear resistor can be replaced by 
an ideal voltage source of Acosot+C as in Figure 4.2. 
v Bias 
I - I 
Fig. 4.2. Circuit model for measurement theory. 
Now by linear circuit theory and application of the frequency scaled version of 
Equation (3.8a), the voltage across the voltmeter is given by 
So if Zo is known, the amplitude A can be easily calculated from tlhe spectrum analyzer 
:measurement. 
The experimental measurement of Zo is a direct application of Equation (3.8a). 
Choose two different values of R which will give a single equilit~rium point which is 
unstable (VBia will need to be changed to achieve same equilibrium biases) and measure 
the two different hndamental frequencies with the spectrum analyzt:r. Then Zo is found 
by the following expression. 
4.3 Shortcomings to the Approach 
Unfortunately, the inherent oscillations which may be present in the test 
configuration may not be suitably modeled by the hndamental connponent and average 
value alone. In this case, it may be possible to extend this procedure by adding the 
important higher harmonics, but I leave this effort as a research subject for someone else. 
A simple example will now be presented which illustrates the proposed method. An 
experimental verification can be found in Chapter 11. 
4.4 An Example by Simulation 
Consider again, the example device used in the previous chapters with the following 
circuit parameters. 
PSpice is used to simulate the results of a practical characterization attempt with an 
experimental setup of Figure 4.1. Table 4.1 gives the measurements of the DC meter and 
spectrum analyzer readings obtained under unstable bias conditions. 
Table 4.1 
Simulated experimental I-V data collection. 
Figure 4.3 shows the results of filling in the negative resistance region with the DC 
meter measurements as typically shown in other works [30, 41, 421. Now applying 
Equation (4.2a) and the data of Table 4.1, six simultaneous linear eqyations are obtained 
j'or the polynomial coefficients which model the negative conduc2ance region. The 
improved characterization obtained by splicing the stable I-V data and the polynomial fit is 
































Fig. 4.3. Typical experimental characterization results. 
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In conclusion to this section, I have formulated a procedure to measure I-V curves 
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under a nearly sinusoidal autonomous oscillation. The simulated results demonstrate that 
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the method shows marked improvement over the curves often seen i n  the literature. 

5. NONLINEAR CAPACITANCE IN THE SECOND-ORDER 
MODEL 
5.1 Introduction 
In recent resonant tunneling device research, the device capacitance in the second- 
order N-shaped circuit model is shown to be nonlinear. In [23], the authors showed that 
the capacitance is more appropriately modeled by a Q-V curve sirnillar to Figure 5.1. In 
this chapter, the nonlinear capacitance effects are imbedded into the stability plot to 
analyze its impact on the design of an autonomous oscillator. 
Fig. 5.1. Nonlinear capacitance charge-voltage moclel. 
5.2 The Stability Plot with Nonlinear Capacitance 
The goal of this chapter is to include the nonlinear capacitance and maintain the 
design methodology presented in previous chapters. Analyzing the work in [23], it 
appears that the nonlinear capacitance can be referenced to the locall conductance of the 
device. By creating a model based on this idea, the goal can be realized. Due to the 
similarity to the derivation of Chapter 2, a skeleton derivation is preseinted here. 
5.2.1 The nonlinear capacitance model 
For this study, the nonlinear capacitance model is chosen to be piecewise-continuous 
in the Q-V and C-V planes as described by Equation (5.1). By this definition, the peak 
capacitance value is coincident with g- . 
a Region 3. V > V, QV)= cov+co- [ f~ ) - f~ ) ]  
grin 
5.2.2 The second-order differential equation model 




dl' =zo l+a- g(v)(l~-f(V)) 
Q=L - 1 
- - -(VBim - lLR-V)  
dl' zo 
where 
1 l'=- &c l and zo=g 
The equilibrium points of this system are found by the same load line approach as given in 
Chapter 2. 
5.2.3 Linearized stability of equilibrium points 
Following the perturbation analysis of Chapter 2, the linearized eigenvalues of 
Equation (5.4) are obtained. 
where 
From this eigenvalue expression, the six regions of stability are defined. 
Case 1.  Complex eigenvalues and g<O 
In this underdamped case, the equilibrium point is locally stable if the real 
parts of the eigenvalues are negative. The following relationship defines 
the stable subregion. 
Case 2. Real eigenvalues and g < 0 
a. Overdamped subregion I 
At most, one eigenvalue is positive. Equation (5.9) defines the subregion 
and (5.10) defines the condition for stability. 
b. Overdamped subregion 11 
Both eigenvalues are real and at least one of them is positive. This 
subregion is never stable and is defined by Equation (5.11). Equation 
(5.12) defines the condition for two positive eigenvalues. 
R -1 
- c -  h3 (I?) 
20 gzo 
Case 3. Underdamped and g > 0 
This region is always stable. 
Case 4. Overdamped and g > 0 
This region is always stable. 
R -2 gzo R 
= h4 (g) or - > 2 gZO = h, (g) (5.14) 
g z < / = ~ + l + a -  gm, "0 /=';+a- grain g 
5.2.4 Stability results 
The results of this analysis can be summarized in a stability pllane as in Chapter 2. 
Unfortunately, the value of becomes a parameter in the expressions and the plane 
cannot be drawn irrespective of it, but the stability plane is still very valuable to the circuit 
designer. A typical stability plane is shown in Figure 5.2 and is generated fiom the 
example parameters of the next section. The characteristic equalities h;(g) are plotted on a 
dimensionless axis versus -g and the inequality relationships applied to define different 
regions of damping and stability (only the negative conductance region is shown). The 
. . hnear capacitance inequalities are plotted as dotted lines for reference. Again, the 
dimensionless quantity RIG becomes a hndamental design parameter. Notice that the 
new characteristic curves are just deformations of the characteristic lines obtained for the 
linear capacitance case and all the previous observations and design techniques hold. 
I 
-a, -9 
Fig. 5.2. Stability plot with nonlinear capacitance. 
5.3 A Simulation Example 
Consider the nearly sinusoidal oscillator design given in previous chapters. 
I = f (V) = 0.25V - 0.225V + 0.06V 
L = 1pH 
C, = 0.lnF 
R = 25f2 
V,,, = 0.4 Volts 
Now a nonlinear capacitance with peak value of 3Co at the vloltage is used in the 
negative conductance region. From the new stability plot of Figure 5.3, it is clear the old 
design fiom Chapter 2 does not make a good oscillator. Lowering thle series resistance to 
:LO ohms produces an oscillation. PSpice results concur with these prledictions. Figure 5.4 
is the PSpice simulation with the new series resistance and Vsi, adj~usted to 0.35 Volts. 
Notice the large amount of waveform distortion resulting from the nonlinear capacitor. 
I i n  -9 
Fig. 5.3. Stability plot for example design. 
Fig. 5.4. PSpice simulation of nonlinear capacitance example. 
5.4 Summary 
The results of this section show that a nonlinear capacitance does have a pronounced 
effect on the stability design method. By realizing the nonlinearity is just a deformation of 
the typical linear capacitor stability plot curves, a compensation can be made to obtain 
desired dynamic behavior. 

6. A THREE-TERMINAL N-SHAPED CONDUCTAJVCE DEVICE 
6.1 Introduction 
In the previous chapters, an investigation of a simple N-shapled conductance was 
presented. The major difference in this study over previous ones was the use of nonlinear 
techniques to develop both an analysis and practical design metholdology for the two- 
terminal device. By this approach, insight into the circuit dynamic!; was developed and 
novel ideas were proposed. These ideas likely would not have come to light by transient 
numerical analysis of the circuit. With this background, it is time to look at a new and 
more complex three-terminal device. 
In recent research, three-terminal resonant tunneling devices have become a hot 
topic. Several authors have published results of transistors with single and multiple 
negative resistance regions [24, 25, 50, 511. Proposed applicaticms of these devices 
include high speed switching and multi-valued logic [24, 25, 501. Researchers at Purdue 
.have successhlly developed a three-terminal resonant tunneling device with characteristics 
similar to Figure 6.1. 
I "D, 
Fig. 6.1. Three-terminal N-shaped conductance charact:eristic. 
A device of this general nature is considered throughout the re:st of this work. The 
three-terminals of the device will be referred to as drain, gate, and source due to its 
similarity to a field-effect transistor. Also, illuminated two-terminal devices as in [35, 36, 
:37, 381 can be considered a special type of three-terminal device and the methods herein 
apply - 
6.2 A Three-Terminal N-Shaped Conductance Model 
To successfilly analyze the potential of this device, a rnathem.atical model must be 
developed. For this study, the model must qualitatively describe the nature of the device 
and be suitable for circuit simulation. Physics based models have been developed such as 
[52], but they are relatively unsuitable for a basic circuit simulation. Complex piecewise 
linear models have been proposed for simulations, but these are destined to convergence 
problems and are avoided [53, 541 in this study. In this section, a simple macromodel is 
developed. The model is robust in that the device characteristics are decoupled and easily 
edited. Also, the new device model has roots in the simple modeling methods used for the 
two-terminal device. 
6.2.1 The mathematical model 
In this study, the drain to source current is defined to consist of two components. 
Maintaining commonality with the two-terminal device, the first component is a finction 
of the drain to source voltage and is modeled by a polynomial expzmsion. From Figure 
6.1, it is apparent that this approach requires the second conduc:tance term to be a 
nonlinear hnction of both gate to source and drain to source voltage. This nonlinear 
transconductance has a maximum value near the negative differential conductance region 
and monotonically tapers to zero into the positive differential condlictance regions. To 
capture this characteristic, the composite model of Equation (6.1) is selected. By 
choosing f(y~s) as a finction between 0 and 1, the desired model is obtained. An example 
f(y~s) is shown in Figure 6.2. 
Fig. 6.2. Nonlinear transconductance function model. 
1 
In this model, the transconductance is linear for fixed VDs. Since a separation of VGS 
and VDS in the nonlinear transconductance, the model can be easily cllanged. In this study, 
the theoretical results use the linear approximation. 
Transconductance 
Range 
6.2.2 PSpice macromodel 
For PSpice simulation, a macromodel has been developed to support the proposed 
mathematical model. Figure 6.3 shows the PSpice functional implementation for this 
nonlinearity. 
Fig. 6.3. PSpice macromodel circuit. 
To explain the features of the model, it is worthwhile to breakdown the subcircuit 
listing and discuss the individual pieces. The asterisk lines in the PSpice deck are 
comments and the functional pieces are identified for the discussion. 
* THREE-TERMINAL N-SHAPED CONDUCTANCE SUBCIRCUIT 
* SUBCIRCUIT NODE DEFINITION 
* D G  S 
.subckt gcrtd 1 1000 2000 
* TWO COMPONENT NONLINEAR CONDUCTANCE MODEL 
* Drain to Source Polynomial Conductance 
gl 1 2000 poly(1) 1 2000 0 -.0002 0.00006667 
* Nonlinear Transconductance (Composite Result) 
gm 1 2000 poly(2) 1000 2000 32 2000 0.0003322 0 0 -.00047457 0 
* NONLINEAR TRANSCONDUCTANCE MODEL ARCHI'I'ECTURE 
* 
* Voltage corresponding to maximum gm placement 
vx 200 2000 0 
* Functional Block 1 - Generates the low end clamping offv&,l by looking at the 
* currents flowing through the dummy zero volt sources. The polarity of the 
sources 
* is switched to obtain an absolute value function. In this example, the nonlinear 
* conductance sources defining the outer slopes are diodes. Polynomial sources 
* could also be used. Also the outer slopes are separated to allow individual control. 
* Resistor rp can be to varied to control the window of the lower saturation. 
ga 2000 21 poly(2) 1 2000 200 2000 0 1 -1 
rp 21 2000.4 
dl 21 22 dlnxxxl 
.model dlnxxxl d (is=le-14 n=l) 
v+ 22 2000 0 
d2 23 21 dlnxxx2 
.model dlnxxx2 d (is=le-14 n=l) 
V- 2000 23 0 
* Functional Block 2 - This block generates the upper clamping; characteristic of 
* f V ~ d  - 
hl 3 1 2000 poly(2) v+ v- 0 1 1 
rd 31 32 100 
d3 32 2000 dlnxxx3 
.model dlnxxx3 d (is=le- 14 n=l) 
.ends 
Figure 6.4 demonstrates an I-V characteristic generated with th.e example parameters 
in the PSpice deck. 
Fig. 6.4. PSpice I-V characteristic simulation of proposed macromodel. 
6.3 Translation of the Origin in the I-V Characteristic 
In later chapters, many three-terminal N-shaped device examples are referenced to 
the origin of the 1 ~ s - v ~ ~  plane. Specifically, the NDC region of the I13s-V~s trace with VGS 
equal to zero passes through the origin. There is no loss in generality with this approach 
since the origin can be translated anywhere in the plane [3 11. 
This origin translation should not be confbsed with linear supe:rposition approaches. 
In linear circuits, the translation usually corresponds to removing a DC component, 
computing the AC component, and determining the overall circuit response by adding the 
two. For nonlinear circuits in this study, this translation correspoi~ds to separating the 
equilibrium behavior fiom the dynamic behavior. Since superposition does not hold for 
general nonlinear circuits, assuming equilibrium solutions are DC components can lead to 
erroneous characteristics. As an example, recall the problems with measuring I-V 
characteristics of the two-terminal device. 
6.4 Research Work on the Three-Terminal Device 
In the following chapters, this new device will be analyzed for success in switching 
configurations and looked at as a potential chaos modulator. It will. be shown that these 
two vastly different applications will tie together more tightly than nnay be expected. To 
begin the study, a method for predicting and comparing switching speeds is developed. 
Next, a look is taken at injection locking since digital switching falls under this domain. I 
have hypothesized that such a device might give a good practical implementation of chaos 
and a design method is developed and simulation and experimental verrification is obtained. 
Injection locking is then reviewed in the context of the chaos results;. Finally, a figure of 
merit is developed to predict if a device is suitable for a given chaos s:ynthesis. 
6.5 Summary 
The purpose of this chapter was to introduce the three-terminal device and 
demonstrate that a suitable model for basic circuit simulation has been developed. 
Although this model is not adequate or accurate for production desigu or exact modeling, 
:it captures the qualitative behavior of these devices and allows for a circuit theoretic 
investigation. 
7. A THREE-TERMINAL N-SHAPED CONDUCTANCE DEVICE 
AND SWITCHING 
7.1 Introduction 
Currently, three-terminal N-shaped conductances are being fabricated and much has 
been speculated concerning high speed switching and logic applicatilons [24, 25, 50, 511. 
In these works, the g J C  usually quoted for transistors seems to be the standard figure of 
merit for speed predictions. Unfortunately, this figure ignores the added benefit of the 
conductance nonlinearity. In this chapter, the switching behavior of these devices is 
investigated and new figure of merit is proposed. This new figure retains the g,,,/C ratio 
and adds an improvement factor dependent only on the nonlinear contiuctance. 
7.2 Basic MOSFET Switching - A Review 
Transistor switching circuits have been studied extensively [4]. By approximating 
the dynamic models as first-order networks, a separation of variable integration method is 
often used to predict switching times and to obtain "rule of thumb" ]figures of merit fiom 
the nonlinear characteristics and external circuit parameters. Another common method is 
to look at the linearized small signal model and develop figures of merit based on the 
optimum device fiequency response. This approach is usehl because it allows the device 
speed potential to be defined independent of external parameters. In this section, the 
frequency response method is investigated and a justification given to1 show why g J C  is a 
widely used figure of merit for high speed MOS transistors. Also, a separation of variable 
method is given for a simple resistor-transistor-logic (RTL) configuration to show the 
gJC ratio is important there also. 
Consider the capacitance loaded RTL circuit in Figure 7.1 and its Taylor expansion 
model in Figure 7.2. In this case, the MOSFET will be studied in its saturation region 
since this is where the best switching performance is obtained. The l:aylor expansion will 
be considered about the two stable operating points denoted in the load line diagram of 
Figure 7.3. This model has two transconductance terms, linear and nonlinear, due to the 
quadratic gate dependence of the MOSFET in the saturation region. The effect of the 
nonlinear transconductance is a nonsymrnetric switching waveform. 
Fig. 7.1. Capacitance loaded RTL model. 
Fig. 7.2. Nonlinear small signal model fiom Taylor expansion. 
Fig. 7.3. Load line diagram of RTL switching circuit. 
For this analysis, the higher order conductance term and the gate to drain feedback 
capacitor are considered negligible. The Taylor model becomes the usual small signal 
linearized model [13] and three expressions are obtained which describe the circuit 
performance. 
DC Gain = H(0) = -gmR 
Time Constant = 7 = RC 




From this development, the gain to time constant ratio becomes an important 
parameter. Notice that the time constant is decreased (bandwidth increased) by lowering 
the gain. For switching circuits where gates are loaded by similar gates, the minimum gain 
(of consideration is unity; thus, a minimum time constant (maximum bandwidth) is given by 
:Equation (7.2) 
The value of 71 corresponds to the time it takes the output of the small signal circuit to 
attain 63.21% of the step magnitude applied at the gate. 
This approach only tells half the story, switching times are allso dictated by slew 
rates. Consider again the linearized small signal circuit, the best possible performance is 
obtained when the load resistor is infinite. For this case, all current supplied by the 
transconductance goes to charge and discharge the load capacitance:. So a design which 
couples a larger gain with a more moderate time constant can produce better results. 
For a gain much greater than one, the approximate transfer hnction for small output 
voltages is given by Equation (7.3). 
'This circuit gets to the same logic threshold faster than the unity gain design since the load 
resistor is effectively ignored over the dynamic range of the switch. For a practical MOS 
RTL inverter, this leads to operation in the ohmic region and a more complicated analysis 
must be considered. 
For the large signal RTL analysis, consider switching from a 11~gic high to logic low 
at the output. At the time of switching the initial change in capacitor voltage can be 
calculated and is given by Equation (7.4). Again g,,,/C surfaces as a speed factor. 
This brief analysis demonstrates that the g,JC ratio represents a reasonable figure of 
merit for MOS transistors in switching applications regardless of the analysis approach. 
7.3 The Benefit of A Circuit with Negative Conductance 
Consider the circuit model of Figure 7.4. This circuit contains a linear negative 
conductance g, and better switching times are available since the negative conductance 
supplies an extra charge and discharge current component to the load capacitor. The 
overall response of this linear circuit is unbounded and does not represent a practical case 
since all physical devices are eventually passive [5], but important information is obtained 
by studying it. 
Fig. 7.4. Switching circuit with negative conductance. 
As a switching speed figure of merit, one can use the time required for the output of 
this circuit to give a voltage change of AV where AV is the magnitude of a voltage step 
applied to the circuit input. This switching time is given by Equation (7.5). It 
monotonically decreases from Clg,,, as the conductance goes more ne,gative. 
7.4 A Real Device with a Negative Differential Conductance Region 
Since the N-shaped device has a negative conductance region and is eventually 
passive, it makes a good candidate for investigating the effects, a practical negative 
differential conductance device can have on switching performarrce. In the previous 
sections, the switched MOS device was analyzed in the saturation region. This approach 
was chosen since the three-terminal N-shaped device is going to contribute an 
enhancement to the MOS saturation behavior. 
The fist switching method to consider is a non-hysteresis switch where the static 
load line gives a single equilibrium point for all biases. This type of switching gives little 
advantage over the RTL MOS configuration since there is still a rret positive resistance 
over the entire switching range. It does offer a slightly better performance than a unity 
gain RTL MOS inverter and may be usefbl to help combat Miller effect capacitance, but 
this reaIization method is no longer pursued here due to its limited im~provement potential. 
The second switching method involves manipulating the device about its load line 
and causing the system to undergo a bifurcation [55]. Consider the: load line diagram of 
Figure 7.5. Assume the VGS setting gives the upper I-V characteristic. From the results of 
Chapter 2, the two outer load line intersections are the stable equilibria. To set up the 
switching example, let the left equilibria be the operating point. Now apply a change in 
VGS to give the lower I-V trace. This results in only one equilibrium1 point and the circuit 
must switch to it. Since the device transverses the NDC region i.t may be possible to 
obtain high switching speeds. 
I "P "v "DS 
Figure 7.5. The proposed switching configuration. 
A practical problem with this simple design is hysterisis. But since the main goal of 
this chapter is to give a way to compare speeds of similar devic:es, so I am defining 
performance based on this threshold switching analysis. This method allows the 
development of a performance figure which may be obtainable with a proper circuit 
configuration. Extensions of the work in [56] have been suggestled by Dr. Janes as a 
possibility. Another potential application might be a high speed triggering circuit. 
, vcc 
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Fig. 7.6. Switching speed figure of merit circuit model. 
The circuit of Figure 7.6 is used in the development of the swit.ching figure of merit. 
Again the circuit is in a common source configuration, but it is biased with a high 
impedance current source. The nonlinear device is broken i:nto its two current 
components. The current source value is chosen to be neg1igibl:y less than the peak 
current value as depicted in Figure 7.5. Now the circuit can be analyzed for a high to low 
transition at the gate and the switching time predicted based on a piecewise linear model 
[17]. To begin the analysis, a few definitions must be made. 
1. The average conductance from V1 to V2 is defined as 
2. The logic low and logic high levels are Vp and Vv as designated on Figure 7.5. 
3. Over the range from Vp to Vv, the conductance current is adequately modeled 
by a single piecewise linear segment. 
4. Over the switching range of interest, the device transcond~~ctance is 
approximated as linear and denoted by g,,,. 
Based on these assertions, an expression for the low to high switching time is 
obtained in Equation (7.7). 
In the limit as the second term in the natural log expression goes to zero, Equation (7.7) is 
equivalent to Equation (7.3). Now to define a more compact figure of merit, define the 
gate driving range to be exactly the digital noise margin, V,-V, . The result for the 
switching time now becomes identical to Equation (7.5). 
Equation (7.5) needs to be manipulated a little more to develop a feel for its 
performance predicting capability. 
Igw I Define a =- 
g m  
then ts = [i ln (1 + a)] 
g m  
This result shows that the capacitance and transconductance set a baseline speed for the 
device, but improvements can be made by having an average concluctance much larger 
than the transconductance. This threshold switching speed now can be used as a figure of 
merit since all the improvement parameters are easily taken jkom the static I-V 
characteristic. 
Three more important results should also be mentioned here. Miller capacitance is 
always an issue in this design configuration. From the Miller approximation, an expression 
for the input capacitance becomes 
For a >>I, the Miller capacitance effect is negligible. This result corresponds to the 
desired condition for good switching performance. Also for a practical design the value of 
g,,, the noise margin, and the setting of the current supply are related ;and tradeoffs will be 
made which may degrade the switching performance. Lastly, the estimate of a linear 
transconductance gives a best possible switching speed if the maximum value over the 
switching range is chosen. Overall, this method and result give a reasonable way to 
compare similar devices and is dependent only on intrinsic properties of the devices. 
7.5 An Alternative Method for Figure of Merit 
For devices with very steep negative resistance regions and nonsymrnetric structure 
about their inflection voltage, a second approach to determining speed may be useful. 
Consider modeling the negative conductance region as a switched corlstant current source 
with value of peak current for voltage less the inflection voltage anld valley current for 
voltage greater than inflection voltage. Now applying the same approach as outlined in 
the previous section, the threshold switching time fiom peak to valley voltage is given by 
(7.10). 
where 
Of course this result is very similar to Equation (7.8) and begs the question of what 
the relationship between the two are. An answer is obtained by lookirig at the ratio of the 
two results as given by Equation (7.12). The extra subscripts on the switching times 
denote method one and method two in order of their presentation. 
*,I 
and ->1 for p< ( l + a )  l n ( l+a ) - a  
fs2 a2 
By plotting the knction of a in Equation (7.12), the relationship of'the switch times is 
known for a given p. Figure 7.7 shows the graphical result. 
Fig. 7.7. Relationship between switching time predictions 
7.6 Simulation Examples 
Consider a three-terminal device described by Equation (7.13) used in the common 
source configuration. The current-voltage characteristic is shown in Figure 7.8. 
From the proposed methods, the following switching parameters are calculated. 
The load capacitance in this simulation is C=lnF, giving the C/g, ratio of 1 .6~s.  The first 
estimate predicts a switching speed of 440ns. The second method gives 888ns. From the 
PSpice simulation of Figure 7.9, the actual switching time is approximately 550ns. This 
result verifies that the methods presented here do give insight into the switching 
performance of a given device and shows the improvements realized by the addition of a 
negative conductance region. 
Fig. 7.8. Example device I-V characteristic. 
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Fig. 7.9. Simulated switching time for example circuit. 
7.7 Application to a Real Device 
In this section, the estimate methods are applied to the devices presented in a recent 
research work [25]. From Figure 4 of [25], the parameter estirnates of (7.15) are 
obtained. 
This leads to the following switching predictions for the device. 
From these results, a switching speed improvement of approximately 3 should be obtained 
over a MOS device with an identical Clg, ratio. 
7.8 Summary 
The goal of this chapter was to develop a figure of merit for the switching 
capabilities of the three-terminal N-shaped conductance. The proposed methods lead to 
performance figures which can be directly compared to the figure of lmerit used for MOS 
transistors. 

8. A THREE-TERMINAL N-SHAPED CONDUCTANCE DEVICE 
AND A THIRD-ORDER CIRCUIT MODEL 
8.1 Introduction 
In the previous chapter, a first-order model was studied to predict potential 
switching speed improvements with a three-terminal N-shaped device. This simplified 
circuit gave figures for comparison purposes, but it may not be sufficient for predicting the 
true dynamic circuit response. In this chapter, the driven response of the third-order 
circuit in Figure 8.1 is investigated. This circuit is chosen because it is a model which 
naturally arises from recently proposed logic designs [24]. It is shown that this model is 
not a trivial extension of the second-order circuit of Chapter :3. The theoretical 
development is parallel to the approach in Chapter 3 and a skeleton derivation is 
presented. 
Fig. 8.1.  Third-order circuit model. 
8.2 The Normalized Circuit Model 
In this chapter, the device transconductance is modeled as linear and the simplified 
circuit of Figure 8.2 is studied. 
Fig. 8.2. Third-order nonautonomous circuit modr:l. 
The following normalized state equations for this model are 
where 
I,  = I ,  coswt + I,  sinwt 
8.3 Application of a Harmonic Balance Technique 
The approximation of a nearly sinusoidal response to a driving sinusoid is made and 
the Harmonic Balance Method (HBM) is applied. 
6 = Acoswt + Bsinwt +C 
= Dcoswt + Esinwt + F 
Vx = Gcoswt + Hsin wt + J 
8.3.1 Results of the HBM 
Since there are three state variables, the HBM leads to the set of nine coupled first- 
order differential equations in Equation (8.4). 
where fc,, hi,,, and fconst are the coefficients of cosine, sine, and constants present after 
retaining only the fbndamental frequency and constant terms of the response. 
8.3.2 Equilibrium limit cycle solutions 
By setting the time derivatives equal to zero, a set of nonlinear simultaneous 
equations give the equilibrium solutions. The method of setting B=O is used again here 
and the system is reduced to three nonlinear equations in A, C , and Iz. 
Or using the magnitude and phase of driving current gives Equation (8.6). 
A: (be- ad)  
where 
and 
8.3.3 Stability of equilibrium limit cycles 
By linearizing the system given by Equation (8.4) about equilibrium solutions, the 
local stability of the individual limit cycles can be determined. The liinearized ninth-order 
system is given by Equation (8.9). 
where, as defined in Chapter 3, 
8.4 The Autonomous Circuit - Zero Driving Current 
A special case of the third-order circuit is with the independent current source of 
Figure 8.2 set to zero. In Chapter 2, it was shown that the dynarnic:~ of the autonomous 
second-order circuit could be satisfactorily predicted based on the stability plot. With the 
third-order circuit, this approach is not sufficient. Consider the bad line placement in 
Figure 8.3. In the second-order circuit of Figure 8.4a with R/Zo greater than one, the 
outer equilibria were assymptotically stable and the inner equilibria was a saddle point. 
For all initial conditions, the circuit will reach a steady state condition at one of the stable 
equilibrium points. All equilibrium limit cycles can be shown to be unstable by the results 
of Chapter 3. 
Fig. 8.3. Load line placement for this study. 
a.4(0) 8.4(b) 
Fig. 8.4. Second and third-order circuit models. 
Linear circuit intuition would imply that adding a passive, ].inear capacitance as 
shown in Figure 8.4b should not change the second-order stability result. In the nonlinear 
circuit, this is true only for small perturbations about the stable equilibrium point. For a 
large perturbation, the system goes into a stable steady state oscillation. Thus, there is 
simultaneous existence of two locally stable equilibrium point solutior~s and a locally stable 
limit cycle solution. 
8.4.1 An autonomous example 
To demonstrate this proposed operation, a simulation is given. Let the drain to 
source conductance characteristic of the example device with grounded gate be described 
by 
I,, = 0.0000667 V ,  -0.0002 V,, (8.11) 
Now choose a second-order circuit design with component values; as shown in Figure 
8.5a. The autonomous oscillation results of Chapter 3 predicts no ;stable limit cycles for 
this selection of parameters. Thus, all initial conditions will lead to a final position at one 
of the outer equilibrium points. 
8.5(0) 8.5(b) 
Figure 8.5. Circuits for PSpice simulation example. 
Adding a capacitor to this circuit as shown in Figure 8.5b changes the dynamic 
behavior. The outer equilibria are still locally stable, but for a large perturbation the 
circuit breaks into a stable steady state oscillation. For this circuit, tlhe dynamics will lead 
to a stable equilibrium for a capacitance less than about 1nF. PSpice simulations for a 
load capacitance of 4nF is given in Figure 8.6. The only difference between the two 
responses is the initial condition of the inductor current. This result verifies that the load 
capacitance on proposed switching circuit designs may lead to problems other than just 
decreased switching speeds. 
Fig. 8.6. Transient simulation of third-order circuit demonstrating; stable limit cycle. 
8.4.2 Predicting a true steady state equilibrium point 
If this circuit model serves as an adequate parasitic model o:f the basic switching 
circuit, it becomes a practical requirement to predict the existence of stable limit cycles 
since they could lead to faulty operation. The objective of this short section is to propose 
a method for determining an acceptable capacitance ratio that allows .the circuit to settle to 
a stable equilibrium point. 
Consider Equation (8.5) for the autonomous case. The equilibrium values of A, C, 
and o can be calculated as a function of the capacitance ratio. Now substituting these 
hnctions into Equation (8.9), the characteristic equation of the linearized oscillating 
system can be found. Applying the Routh criterion, the stability of ecluilibrium limit cycles 
can be determined as a function of capacitance ratio. In theory, this is a good approach 
but practically it is difficult. Given the high order of the characteri.stic equation and the 
possibly large number of terms in the nonlinear model, a better arpproach is to use a 
computer algorithm which tests different capacitance ratios based on the Routh criterion 
and converges to the limiting values. 
8.5 An Illustrative Example of the Non-Autonomous System 
Consider the three-terminal N-shaped conductance modeled by the expression of 
Equation (8.12) used in the circuit of Figure 8.1 with system parameters given by (8.13). 
For the given parameter values, a set of k e d  frequency oscillation amplitude curves 
similar to those of Chapter 3 can be generated. 
In Chapter 3, an AM amplifier example was given based on the stable oscillation 
curves. The proposed approach was to find a fixed frequency curve where Equation 
(8.14) can be minimized and a stable limit cycle exists. 
Figure 8.7 shows an appropriate choice of fixed frequency curve for the given system and 
the AM amplifier design. From this curve, zero-signal modulation voltage applied to the 
gate should be 660mV at a normalized frequency o=15. The input and output voltages 
for zero information signal is given in Figure 8.8 for reference purposes. The top trace is 
the input and the lower trace is the output signal. 
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Fig. 8.7. Fixed frequency curve for AM amplifier example. 
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Fig. 8.8. Modulation circuit with zero information signal. 
An information signal amplitude of 6.6mV is chosen for this simulation giving a 
modulation index of 1%. Figure 8.9 shows the input and output sig:nals fiom the PSpice 
simulation. The new modulation index of the output signal is approximately 7%. This 
simulation verifies the conjectures based on the HBM results are true. 
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Fig. 8.9. Successfbl information signal gain. 
8.6 Summary 
The goal of this chapter was to demonstrate a method for predicting stable limit 
cycles in a practical third-order configuration of the gate-controlled N-shaped 
conductance device. A major result of this analysis is the nonintuitive simultaneous 
existence of locally stable equilibria and locally stable limit cycles. 

9. A THREE-TERMINAL N-SHAPED CONDUCTANCE AND 
CHAOS 
9.1 Introduction 
Since the discovery of Chua's circuit in 1983 [57], chaos has been a hot topic in the 
electronics research literature [58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 681. Until this 
discovery, deterministic chaos was widely considered a bizarre phlenomenon existing in 
numerical simulations. The dynamics of this new circuit vedied that relatively simple 
physical systems could be found which exhibit chaos. Many researchers have since 
analyzed this circuit to demonstrate several chaotic attractors [58, 59, 61, 631. In [59, 
601, Chua's circuit is extended to Chua's oscillator which exhibits an even larger 
collection of chaotic attractors. In fact, [59, 601 generalize Chua's oscillator to 
encompass a large class of third-order circuits containing an odd-symmetric piecewise- 
linear conductance. In this chapter, these results are applied and extended to investigate 
the advantages of using a three-terminal N-shaped conductance device. 
9.1.1 Chua's circuit 
Chua's circuit is shown in Figure 9.1, and the current-voltage: characteristic of the 
nonlinear resistor (Chua's diode) is given in Figure 9.2. An impoltant characteristic of 
Chua's diode is its symmetry. Notice for a load line drawn through the origin, there exists 
either one or three equilibrium points. In both cases, the origin is an equilibrium point. 
For the case of three equilibria, the circuit has two outer equilibrium points with identical 
linearized small signal dynamics. All other Chua circuit components are linear, but they 
are often allowed to take negative values in the research literature [58, 59, 601. It is 
important to note that Chua's circuit is a physical nonlinear system ,which exhibits chaos. 
It is not an analog computer implementation of a set of mathemaitical equations which 
exhibit chaos [58]. 
Fig. 9.1. Chua's circuit. 
Fig. 9.2. Chua diode. 
9.1.2 Chua's oscillator 
Chua's oscillator is created by adding a series resistor to the iiductance. Not only 
does it account for the stray inductor resistance, it plays an important role in the circuit 
dynamics and leads to a larger collection of chaotic attractors [61.]. Also, the shape of the 
nonlinearity is generalized in the Chua oscillator [61.]. The nonlinearity is still defined by 
an odd-symmetric piecewise-linear curve, but the local conductance: is allowed to be of 
either polarity in the inner and outer sections. Most chaotic electronics researchers, 
including Chua's group at Berkley, now use the Chua oscillator for their study [60]. 
9.1.3 Proposed applications of chaos 
Along with the research into practical chaos came the fbndamen.tal question: How is 
it usehl? One interesting possibility is to use chaotic mo'dulators for secure 
communications [58, 69, 701. For this application to be viable, a practical modulator 
circuit must be designed. The Chua oscillator has been heavily researched, but many of its 
chaotic codgurations require both a Chua diode and active linear components. From a 
modeling standpoint, this is unimportant; but practically, this result is undesirable. 
Therefore, a practical chaotic modulator circuit would be a significant contribution to the 
secure cornmunications effort. 
Currently, a Colpitts oscillator configuration is being studied as a potential chaos 
generator [71, 72, 731. A very important detail not discussed in these works is that the 
linear components of the example designs are passive. An interesting question to ponder 
is whether or not this is a result of negative feedback. Feedback has been suggested as a 
method for controlling or stopping chaos in [67, 681, but not investigated for synthesizing 
chaos with three-terminal devices. In this chapter, it will be verified that adding negative 
feedback can lead to more practical circuit designs. 
9.1.4 Three-terminal N-shaped conductance and practical chaos design 
Given the characteristics of the three-terminal N-shaped conductance, it is logical to 
consider it a candidate for chaotic modulation applications. For co~nstant gate to source 
voltage, the nonlinearity is similar to a Chua diode with an offset point of symmetry. The 
addition of the third terminal allows for feedback designs. In this chapter, a simple 
feedback circuit configuration is investigated to determine if the three-terminal device has 
practical advantages over the two-terminal device. 
9.2 Chua's Oscillator and Linearly Equivalent Circuits 
As mentioned, Chua's oscillator was shown to be equivalent to a large class of third- 
order circuits with a single odd-symmetric, piecewise-linear, conductive element in [60]. 
In [59, 60, 621, several of these circuit configurations are documentecl. The basic result of 
these works is that equivalent dynamic results can be obtained in two linearly equivalent 
circuits by matching eigenvalues at their inner and outer equilibrium points. So by 
studying only one configuration, the dynamics of many other topologies can be 
qualitatively predicted via a mapping. 
A significant extension to this mapping approach was presented in [73]. In his work, 
Kennedy gives a set of circuit parameters which causes the Colpitts oscillator to be 
chaotic. By considering the linearized eigenvalues of both the equilibrium point and a 
virtual equilibrium point of the Colpitts oscillator, he successfblly rnapped it to a Chua 
oscillator containing an asymmetric piecewise-linear conductance and obtained equivalent 
chaotic dynamics. 
Since a wealth of parameters and chaotic attractors have been gathered for the Chua 
oscillator, new third-order chaotic systems are most efficiently designed by using the 
equivalent mapping approach. This idea is similar to linear filter syr~thesis. Popular flter 
responses such as Butterworth and Bessel are cataloged by their normalized eigenvalues, 
and filters are synthesized by mapping these eigenvalues into physicsal circuits [74]. On 
this historical basis, the chaotic feedback circuits in this study are designed via the chaotic 
mapping approach. 
9.3 A Linearly Conjugate Mapping Example 
In this section, the conjugate mapping technique is demonstrated. The work of this 
section is a similar development to [62] and presented here for the readers convenience. 
The circuit of Figure 9.3 with a piecewise linear N-shaped conductanlce is a member of the 
Chua oscillator family having three-segment, piecewise-linear conductances [60]. 
Neglecting the inductor resistance, this circuit was Chua's second chaos candidate in his 
original synthesis approach [59]. Matching the eigenvalues of this system to the 
eigenvalues of the Chua oscillator should give linearly equivalent dynamics in the new 
circuit. 
Fig. 9.3. Circuit for linearly conjugate mapping exan~ple. 
The state equations of the new configuration, linearized abouit the inner and outer 
equilibria, are given by Equation (9.1). 
where 
Now applying a time variable change, state variable change, a parameter substitution 
and defining the following dimensionless parameters, 
the non-dimensionlized matrix representation of Equation (9.5) is obtained. 
The characteristic equation of this non-dirnensionalized system is 
l3 +[aia +fly + ll.2 + 
[aia(l+fly)+fly + +ay]l+[aiay(l+fl)+ ay] == 0 
Using the notation in [60], the prescribed eigenvalues from the lChua oscillator at the 
inner and outer equilibrium points are (pl, p2, p3) and (v17 v2, v3). Since the prescribed 
sets of eigenvalues define two unique characteristic equations [60], it is sufficient to match 
characteristic equation coefficients of the Chua oscillator and the normalized system. The 
prescribed characteristic equations become 
where 
Full details of the basic mapping approach are not presented here, but it is important 
to note that a problem arises for this example. If the prescribed eigenvalues are not 
correctly normalized, the mapping of coefficients leads to six sirnulltaneous equations in 
only five unknowns. This problem is corrected by solving for the tiime n o r d i g  value 
TO which reduces the non-dimensionalized system to five independent nonlinear equations. 
With TO known, the prescribed coefficients can be normalized and the component values of 
the new circuit calculated. 
As a numerical example, the chaotic Chua circuit eigenvalues of Table 5 in [60] are 
chosen. 
Applying the mapping technique, the circuit parameters of Figure 9.3 become 
Figure 9.4 shows the PSpice simulated dynamics of the new circuit in the state 
space. The simulation predicts a chaotic behavior. 
Figure 9.4. Chaotic circuit results from mapping procledure. 
Figure 9.5 shows the dynamics of the same circuit with a culbic nonlinear resistor 
matched to the calculated inner conductance value of Equation (9.'11). Since the cubic 
model does not match the calculated conductance at the outer equilibria, this simulation 
demonstrates that the circuit does tolerate small changes in parameters. This robustness is 
highly important and becomes an integral part of the practical synthesis method. 
Figure 9.5. Chaotic dynamics with cubic nonlinear resistor. 
As discussed in the introduction, this circuit is not a good candidate for practical 
chaos designs. It requires a nonlinear conductance and three active linear components. A 
configuration utilizing a three-terminal N-shaped device and feedback is now investigated 
as a potential solution to this practical implementation problem. 
9.4 A Chaotic Three-Terminal N-Shaped Conductance Design 
Consider the circuit configuration in Figure 9.6. This circuit was selected since it 
allows a direct evaluation of the advantages of feedback. For zero gate dependence, the 
circuit is hctionally equivalent to the configuration of Figure 9.3. Also, this 
configuration is the natural model which arises from practical three-terminal N-shaped 
devices. 
Fig. 9.6. The proposed feedback circuit for generating chaos. 
9.4.1 The nonlinear and linearized small signal differential equation models 
The state variable equations of the feedback circuit are given by Equation (9.12). 
where 
The equilibrium points are still determined by the load line method presented in 
Chapter 2. But now the linearized small signal model about equilibrium points is given by 
Equation (9.14). 
where 
9.4.2 A chaos design methodology 
Before proceeding with the chaos synthesis, a design approadh must be developed 
which accounts for the h l l  nonlinear characteristic of the device. In general, a true three- 
terminal device exhibits both a nonlinear conductance and nonlinear transconductance with 
neither being symmetric. The conjugate mapping technique proposed by Chua is for a 
family of circuits containing a single odd-symmetric nonlinearity. In a design utilizing 
Chua's approach, these differences must be addressed and a solution proposed. A 
successhl solution is presented here. 
In the previous section, it was demonstrated that the experimental chaos design 
could tolerate changes in circuit parameters. This result suggests that the designer pursue 
an ideal synthesis and investigate non-idealities from the standpoint of sensitivity; 
therefore, the nonsymmetry issues and the nonlinear transconductance can be decoupled 
fiom an initial synthesis and their effects investigated independently. This method brings 
the circuit back to a member of the Chua circuit family and the conjugate matching 
approach is valid. Integrating a practical realizability method into the conjugate matching 
approach, an "ideal" implementation can be designed. After this initial design is complete, 
a sensitivity study can be performed to predict the effects of parameter mismatch and 
nonlinear transconductance. Nonsyrnmetry studies have already been done in [58] and 
conclusions to this issue can be drawn. This overall design effort is the practical synthesis 
solution pursued in this work. The rest of this section presents the initial ideal design with 
practical realizability constraints and the following section describes the sensitivity 
investigations. 
9.4.3 The initial conjugate mapping with practical realiibility criterions 
To begin the ideal design process, the N-shaped conductance is modeled as 
piecewise- linear, odd-symmetric and the transconductance is constant. Implementing this 
simpler model, the system is non-dimensionalized. Changing the time variable, one state 
variable, substituting a new parameter 
and defining the following dimensionless parameters 
the non-dimensionalized system of Equation (9.18) is obtained. 
The characteristic equation for the non-dimensionalized system is 
As in the last section, the goal is to match the coefficients of'this system to those 
obtained fiom a set of prescribed eigenvalues. Maintaining the prior notation, a set of 
composite constants can be defined fiom the prescribed coefficients tlo aid in the mapping. 
To obtain a practical circuit design, the conjugate mapping approach must be 
combined with a set of realizability constraints. In the previous section, the configuration 
forced a unique time scaling for normaliing the prescribed eignenvalues. Having 
increased the parameter set with the negative AC feedback, the designer no longer suffers 
this limitation. The non-dirnensionalized circuit can be mapped directly to the prescribed 
coefficients (rn=l) or any other scaling of them. By investigating the impact of T, on the 
polarity of the dimensionless parameters, it is possible to choose a vidue which makes the 
circuit a more practical implementation. To obtain an appropriate selection of T,, , it must 
be included in the matching equations. The following sets of' equations give the 
relationship between the normalized prescribed quantities and the originals. 
Following this preliminary manipulation, six equations are obtained via the 
coefficient matching technique and are given by Equation (9.23). 'The relationships are 
shown both in terms of normalized and original prescribed quantities. 
For a practical design, the dimensionless parameters a, P, and y are required to be 
positive and the nonlinear conductance characteristic is defined as N-shaped. From these 
requirements and Equation (9.23), three hndamental realizability constraints are obtained. 
From these constraints, a realizability test can be applied to the original prescribed 
eigenvalues to determine if a practical design can be obtained for this feedback circuit 
configuration. The candidate eigenvalues must fall into one of the following two cases. 
The impact on the required time scaling is also shown. 
Case 1: 
(PI -91)>0 
( ~ 2  -92) < o  
( P 3  -93) > 0 
k, > 0 
5, > o  
Case 2: 
(PI -91)<0 
( ~ 2  -q2)<O 
( P 3  -93)<0 (9.25) 
k, <O 
5, < o  
Now Equation (9.23) can be solved to obtain explicit expressions for y, P, and a. 
Again forcing the practical condition of y, P, and a positive, ranges of allowable time 
normalizations are obtained. 
2 kl 1 f , ( ~ , ) = 7 ,  + - z , + - > O  and f 2 ( z , ) = l + : r , k 1 < O  (9.27) 
k3 k3 
Further investigation into Equation (9.27) is best done on a Case 1 or Case 2  basis 
given the inequalities. Only Case 1 is discussed here, Case 2 is just a. mirror image on the 
negative z, axis. Figure 9.7 shows a typical plot of a Equation (9.27). If the quadratic 
equation has no real roots it can be ignored and the second condition alone determines the 
acceptable range of time normalization. The realizability criterion is z greater than z- and 
in this case z must be greater than Thi. 
Fig. 9.7. Appropriate range of time scaling selection. 
After choosing z, in an appropriate region, a practical design can be realized and the 
dimensionless parameters are given by Equation (9.28). 
From Equation (9.17), these dimensionless parameter expressions give six equations in the 
eight unknown circuit parameters. The designer has the freedom to choose a conductive 
component and one memory component independently, and he has the freedom to apply 
frequency and magnitude scaling as desired. One drawback of this simple circuit is that 
the load line cannot be arbitrarily chosen with respect to the desired local conductance at 
the equilibrium points. 
Before leaving this section, it is worthwhile to examine the di~nensionless feedback 
parameter b of Equation (9.28). This expression is independent of the inner and outer 
conductance parameters and is a fbnction only of the prescribed eiger~values and their time 
normalization. An alternative expression for b is given in Equation (9.29) where TO is the 
time normalizing value from the circuit with no feedback. 
This relationship is a nice result. It shows that if a true practical design not requiring 
feedback exists, it is just a special time scaling case in the proposed method. 
9.4.4 An initial design example 
To demonstrate the success of adding AC feedback, the prescribed eigenvalues fiom 
the previous example, Equation (9.10), are mapped to the new circuit configuration. 
Implementing the results of the mapping technique and the realizability conditions into a 
spreadsheet format, the design is easily accomplished. Magnitude anti frequency scaling is 
also done in the spreadsheet. Figure 9.8 shows the spreadsheet dletails leading to the 
circuit component values of Equation (9.30). 
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From the design spreadsheet, the following circuit parameters are obtained 
Notice that the desired result of passive linear circuit components is. realized. Figure 9.9 
shows a dynamic trajectory of this circuit with the same cubic nonlinearity as Figure 9.5. 
Fig. 9.9. Chaotic circuit dynamics from proposed feedback design. 
Another desirable result in this example is the polarity of the linearized conductance 
at the outer equilibria. For the Chua oscillator, designs with passive linear components 
have been documented [60], but these designs require both the ime:r and outer equilibria 
to have a negative linearized conductance. For recently developed three-terminal N- 
shaped devices, this requirement may be difficult and impractical since it will lead to a 
highly sensitive design. This problem is due to the nature of the negative conductance 
region and the small margin in acceptable load lines. The outer conductances given by this 
approach are easily obtained. 
9.5 Completing the Practical Design 
With the initial design successfblly completed, the designer ciu now focus on the 
other nonlinear characteristics of the device. Three specific non-idealities of the three- 
terminal N-shaped conductance need to be addressed: non-synnrnetry, conductance 
mismatch, and a nonlinear transconductance. The effects of no:nsymmetry has been 
studied in [58] and will be pursued here in terms of parameter mismatch. In this section, 
the issues of conductance mismatch and nonlinear transconductance are investigated. 
9.5.1 The plan 
The conjugate matching results led to a determination of the inner and outer 
conductance values for a piecewise linear Chua diode. For a practical device, the 
nonlinear conductance will not be odd-symmetric, piecewise linear nor will equilibria 
determined by the intersection of the load line have the two calculated local conductance 
values. Since there is no unique approach to the mismatch study, a (convenient method is 
chosen. The initial system can always be magnitude scaled so the inner conductance 
equals of the nonlinear conductance component. Now by an ~lppropriate choice of 
bias on the load line only mismatch at the outer equilibrium pointls are an issue. This 
mismatch will not be the same at each of the outer equilibria due to nonsymmetry. The 
conjugate matching also led to a required linear feedback gain. The nonlinear 
transconductance will cause mismatch during the oscillation. Since the feedback resistor 
can be changed, settings relative to the initial design value are investigated. 
9.5.2 A stability plot approach to sensitivity 
If a chaos circuit design is of any practical interest, structural stability must be one of 
its characteristics. In a previous section, an example showed that a simple chaos design 
did exhibit some degree of robustness. This result suggests that se~lsitivity to parameter 
mismatches can be studied by considering the range of structural stability as discussed in 
[58, 751. Recall the characteristic equation from the small signal model of the initial 
feedback circuit linearized about its equilibrium points. 
The local dynamics of the equilibrium points are determined by the prescribed 
chaotic eigenvalues. Since the interest here is in the conductance and the feedback gain, 
consider the effects of dimensionless parameters a and b becoming variable. Over some 
range near the ideal values, the dynamics should be qualitatively equivalent in a robust 
system. It is this characteristic that is manipulated to obtain the desired results. 
One way to attack this problem is to consider the Routh criterion. For a third-order 
system, four relationships are obtained which describe the local stability of equilibrium 
points as a fbnction of system parameters. Plotting these relationships in the a-b plane, 
ideal design values can be located and areas of qualitatively similar local dynamics can be 
defined. This part of the design approach is similar to the stability plane ideas of Chapter 
2. Equation (9.32) gives the Routh stability criterion for the feedback: configuration. 
9.5.3 An Illustrative Example 
The best way to demonstrate this portion of the practical design is to continue the 
example of the previous section. From the initial design spreadsheet of Figure 9.8, 
Equation (9.32) becomes 
Plotting these stability relationships, Figure 9.10 is obtained. The location of the ideal a 
and b parameters are also identified. By this stability plot metlhod, the regions of 
equivalent dynamics are determined by the boundaries and become obvious. (Note only 
the b relationships are plotted to avoid clutter, the a boundaries are julst vertical lines.) 
Now consider using the two slightly different three-terminal 31-shaped devices with 
the current-voltage characteristics of Figures 9.1 1 and 9.12 to geneirate chaos. The only 
difference in the devices is the nonlinear transconductance. All external circuit parameters 
except for the feedback resistor are going to be held to their initial design values. Notice, 
zero bias will lead to the desired load line placement. The minimurn conductance of the 
devices is the ideal value of -0.2 rnmho, but mismatch exists at the outer conductance 
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Fig. 9.1 1. Parameter mismatch study device one. 
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Fig. 9.12. Parameter mismatch study device two. 
To begin, address only the outer conductance mismatch issue. The load line fiom 
the initial design leads to an outer locaI conductance of approximately 0.4 rnrnho for both 
devices. The new location of a is plotted in Figure 9.13 and chaos i,s predicted. For this 
new outer conductance and linear feedback gain equal to the initial design value, PSpice 
simulation verifies the existence of chaotic behavior as predicted. 
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Fig. 9.13. Stability plot showing parameter mismatch results. 
Now the nonlinear transconductance is added by looking at its vertical displacement 
effect in the a-b plane. At the inner equilibrium point, the local transconductance is 
0.3322 mrnho for both devices . It is decreasing monotonically in earch direction and is at 
0.3215 mmho at the outer equilibria for device one. The local transconductance at the 
outer equilibria of the second device is 0.258 mrnho. The new points in the stability plot 
of Figure 9.13 suggest that only the first device can still be chaotic;. PSpice simulation 
confirms these ideas. 
It makes sense that an increase in the feedback resistor might blring the circuit using 
device two back into chaos. So far simulations show this is not it very hitfUl effort, 
mostly limit cycles are produced. This result is important because this stability plane idea 
can predict the possibility of chaos, but cannot guarantee it. 
These simulations reveal that this approach is suitable for a des:ign which consists of 
an initial mapping followed by a perturbation investigation of the initial design values. 
This approach can be extended to all circuit parameters and fine tuned when a true device 
characteristic is in hand. 
9.6 Injection Locking Revisited 
Although chaotic signals are often compared to white noise generators, an inspection 
of the frequency spectrum often shows structure does exist. Recalnsider the nonlinear 
device defined in Equation (8.12) and the feedback circuit design parameters from this 
chapter. The chaotic drain to source voltage of the nonlinear device is shown in the time 
and frequency domains in Figures 9.14 and 9.15. From the spectral plot, it is clear that a 
peak does occur in the fiequency domain. Inspecting the feedback ,signal, a peak at the 
same frequency is found. 
9.6.1 A driven chaotic system 
An interesting idea is to filter the feedback signal about this pealc and try to maintain 
chaos. In the limit, this approach leads to an ideal filter which passes only a single 
frequency near the peak of the spectrum. If this feedback circuit leads to chaos, then by 
the substitution theorem, the feedback signal can be replaced by an ideal source at the 
same fiequency and amplitude and chaos should again be observed. As an example, the 
data from Figure 9.15 can be used to obtain a driving amplitude of 6 volts and fiequency 
of 7.5KH.z. Using PSpice, the chaotic signal of Figure 9.16 is obtained. 
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Fig. 9.14. Chaotic time domain signal. 
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Fig. 9.15. Frequency spectrum of chaotic signal. 
-4 OVI-------------------- T - - - - - - - - - - - - - - - - - - - , - - - - - - - - - - J  
0 s 2. oms 4 .oms 5 .oms 
V(1) 
Fig. 9.16. Driven chaotic behavior. 
This simple extension fiom the chaotic autonomous feedback system to an 
apparently chaotic driven third-order system is very important. Since the design of the 
feedback system was performed to obtain practical values of circuit components, this 
result implies that the proposed switching circuits may have highly undesirable dynamics. 
To investigate this problem a little further, the harmonic balance results are looked at for 
an indicator of possible chaotic behavior. 
9.6.2 Harmonic balance predictions 
In Chapter 8, the harmonic balance approach was used to predict stable driven 
oscillations. The harmonic balance method has been investigated lately by several 
researchers as a practical method for predicting the possibility of chaos [76, 77, 781. The 
results of the second-order equation of [78] is particularly interesting since the nonlinearity 
is similar to this example. But what does the HBM predict for this circuit with the 
injection amplitude selected to generate Figure 9.16? Figure 9.17 shows the harmonic 
balance injection locking plot a six volt amplitude driving voltage:. This plot is very 
interesting since it looks similar to a linear notch filter, but a major difference is that the 
locked oscillation loses stability in the notch as denoted by the dashled line. The chaotic 
driven system is being driven precisely in the frequency region. 
Fig. 9.17. Frequency response plot for driving gate amplitude of 6 volts. 
This result appears to be different than those shown for chaos in [78]. In [78] the 
chaos occurs near regions where more than one stable limit cycle is possible. This is not 
the case for our system at this high driving amplitude. For lower driving amplitudes, this 
system also shows behavior similar to [78] and it may be susceptiblle to chaotic behavior 
there also. Future efforts into this area is planned, but the results pertaining to this thesis 
have been obtained and hrther work is left for another study. 
9.7 Summary 
In this chapter, a chaos synthesis method proposed by Chua has been extended and 
combined with a set of practical realizability constraints to create chaos in a third-order 
circuit with linear AC feedback. Also, a method for extending these results to the device 
with nonlinear transconductance was presented. The primary result is that a negative 
feedback design with the three-terminal N-shaped device may lead to more practical chaos 
designs. It was also shown that this method can lead to the design of driven almost 
periodic and possibly chaotic systems with passive linear circuit components. This result 
suggests that logic designs using this device may lead to unexpected chaotic results. 
10. A THREE-TERMINAL RTD AND CHAOS 
10.1 Introduction 
In the previous chapter, a successfbl method for chaos synthesis with a three- 
terminal N-shaped conductance device was presented. Now it is time to turn attention to 
currently available three-terminal Resonant Tunneling Devices (RTD) and the special 
problems which arise with them. Basically, there is one hndamental :limitation of the RTD 
which has not been addressed, the device current dynamic range. In this chapter, a rule of 
thumb criterion is developed to predict if a set of prescribed Chua circuit eigenvalues are 
applicable to a given RTD characteristic. 
10.2 The Transconductance Current Issue 
So far it has been assumed that the dynamic range of the transconductance current 
for fixed drain to source voltage was unlimited. In other words, .the transconductance 
current was allowed to be as large as the design dictated. From a circuit theoretic 
standpoint, this result is inconsequential since operation in any quadrant of the I-V 
characteristic is possible. From the characteristics in [35], this appears not to be a critical 
issue in the two-terminal illuminated device. For RTDYs, this situation may violate the 
physics of the device. The three-terminal RTDYs being fabricated at Purdue have I-V 
characteristics which are limited to the first and third quadrant of the I-V plane. In this 
study, the device is being hrther limited to first quadrant operation due to its practical 
significance. 
Reconsider the chaotic design example from the last chapter ;and device of Figure 
9.11. Simulation showed the circuit was chaotic and the prescribed design led to a 
transconductance current peak to peak amplitude of approximately 400pA. The 
conductance current peak to peak amplitude is approximately 30pA. Assume a device 
similar to the one of Figure 9.11 where the origin of the 1 ~ s - v ~ ~  planle has been translated 
to the first quadrant is used in chaos design. For the total device current to remain 
positive for all time during chaos, the valley current of the new zero gate excitation I-V 
curve must be greater than 400pA. 
This specification development is both inefficient and too specific. The results are 
obtained by designing the circuit around a simple model of the candidate device and 
running simulations. A more valuable approach is to generate an approximate relationship 
relating the device I-V characteristics to the prescribed chaotic eigeinvalues. The goal of 
the following section is to develop a simple calculation method for determining whether a 
chaos design is suitable for a given RTD. 
10.3 Dependence on the Linear Tuned Circuit 
A basic chaos design rule for RTD's can be made by using two practical 
approximations fiom the operation of N-shaped devices in the feedback circuit of Figure 
9.6. First, the overall feedback mechanism of the circuit is current gain. Second, the 
voltage amplitude of oscillation or chaos is determined by the device nonlinearity and is 
reasonably easy to estimate for a given RTD characteristic. Based on this viewpoint, it is 
worthwhile to study the linear circuit of Figure 10.1. 
Fig. 10.1. The linear circuit model under investigation. 
The fiequency domain expression for the input admittance is given by Equation 
(10.1). 
Now defining the following terms, the alternative relationship of Equation (10.3) is 
obtained. 
Employing the dimensionless relationships defined in Equation (9.17), Equation (10.3) 
becomes 
Taking the derivative of Equation (10.4) with respect to o and setting equal to zero, the 
frequency of maximum input admittance om is obtained. 
Defining a composite dimensionless fbnction, G 
an approximate expression for the maximum amount of transconductance current for a 
limit cycle oscillator design is given by Equation (10.7) 
Recall the resistor R1 was determined by choosing the inner conductance value fiom the 
conjugate matching technique equal to of the candidate N-shaped device. Solving the 
system of Equation (9.17) for the required R1 gives 
Defining the magnitude of the transconductance current of Equation (10.7) to be smaller 
than the RTD valley current under zero dynamic gate excitation and substituting Equation 
(10.8) into (10.7), the following design criterion is obtained. 
Notice the left side of this design criterion is determined solely by the prescribed 
eigenvalues and the right side by the RTD nonlinearity. 
Approximating the minimum conductance as the average negative conductance and 
the oscillation amplitude as an integer scalar of the voltage range of the negative resistance 
region 
an alternative to Equation (10.9) is obtained. 
It must be emphasized that these results are based on a nearly sinusoidal limit cycle 
rather than for chaos. When the system bifbrcates fiom a limit cycle to chaos, energy is 
spread across the spectrum rather than having it focused at a fbndarnental fiequency and a 
few higher harmonics. Therefore, the envelope of the transconcluctance current can 
actually become much smaller. So this criterion makes a good design margin for chaos 
applications, but it does not insure against chaos. From simulation experience, it was 
apparent that a derating constant could be applied to Equation (110.9) to insure against 
chaos. This constant might be predicted fiom the prescribed eigenvalues and is worthy of 
&re study. 
10.4 An Example - 
To illustrate the proposed criterion, an example is necessary. From the prescribed 
eigenvalues of Chapter 9, Equation (10.9) becomes 
Suppose the three-terminal RTD to be used has an I-V characteristic as given by Figure 
10.2. 
I "DS 
Fig. 10.2. Example I-V characteristic. 
This device has a of -0.2 rnmho and the expected oscillation amplitude of 
approximately 0.3V. The minimum required device valley current for this set of 
prescribed eigenvalues is 1.74mA. From Figure 10.2, the valley cu~rrent is only 107pA. 
This device is not a good candidate for the chaos design. 
To confirm the predictions, PSpice simulations are run on the device of Figure 10.2 
with no transconductance current limitation. The chaotic circuit parameters of Equation 
(9.30) are used. By slightly increasing the feedback gain, the circuit goes into a limit cycle 
and the required valley current expression is in agreement with the simulation results. 
Decreasing the feedback gain to its chaotic value, the peak to pleak envelope of the 
transconductance current drops to about 200pA. Although the first quadrant device is 
still inadequate, the requirements for chaos are not as stringent. as calculated from 
Equation (10.9), hence, the need for a derating procedure. 
10.5 Summary 
In this chapter, a simple design criterion was developed to choose which RTD7s are 
suitable candidates for synthesis of a prescribed set of Chua circuit eigenvalues. The 
proposed criterion provides a practical design margin for the chaos sjmthesis, but violating 
the criterion does not rule out the possibility of chaos. This result is a consequence of the 
frequency spreading nature of chaotic systems. 
11. EXPERIMENTAL VERIFICATION 
11.1 Introduction 
As with any work of this nature, experimental results are worth their weight in gold. 
The simulations give good support, but a physical example is virtually irrefutable. In this 
chapter, experimental results are presented to support the proposed I-V characterization 
method and a practical chaotic circuit is synthesized fiom a three-terminal N-shaped 
conductance device. 
11.2 An Experimental I-V Characterization 
In Chapter 4, a novel method was proposed for obtaining a co:rrect characterization 
of the NDC region for the N-shaped device. For this work, a two-terminal N-shaped 
device was created with the circuit of Figure 11.1 and its full I-V characteristic is shown in 
Figure 11.2. This device was designed so a full characterization could be easily 
performed. The raspyness of the trace is a noise problem that :results fiom a hasty 
breadboard design. 
Fig. 1 1.1. Experimental circuit with N-shaped conductance characteristic. 
Wtage ( W t s )  
Fig. 1 1.2. Measured I-V characteristic of experimental circuit. 
The g- of this device is approximately -175pmho. To inve:stigate the proposed 
characterization method, the following test circuit is designed. 
- - 
Fig. 1 1.3. N-shaped device test configuration. 
The design parameters were chosen by convenience and lead to oscillation when the 
device is biased in the NDC region. This is easily predicted by the stitbiity plot method of 
Chapter 2. 
R = 952 Ohm, L = 200mH, R, = 2 1 Ohm, C = :lOnF (1 1.1) 
As expected, performing an I-V characterization leads to the erroneous results of Fig. 
11.4. The data in the NDC region was obtained fiom the average values of current and 
voltage measured by DC meters. 
0 4  I d 
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Fig. 11.4. Measured I-V characteristic in second-order co~lfiguration. 
For this experiment, the amplitude of the fimdamental fiequenc:~ of the oscillation is 
estimated to be one half the peak to peak voltage. Measuring the three quantities as 
proposed in Chapter 3, the following table of data is obtained. 
Table 1 1 .1  
Experimental characterization data. 
Employing the method proposed in Chapter 4, a sixth-order polynomial splice is 
obtained (using every other data point in Table 11.1) to trace the NDC region. 
Mathematica was used to solve the linear system and gives Equation (1 1.2) and the splice 
is shown in Figure 1 1.5. 
Volage (Volts) 
Fig. 1 1.5. Result of proposed characterization method. 
11.3 An Experimental Chaotic Circuit with the Three-Terminal Device 
To demonstrate the success of the chaos synthesis approach of Chapter 9, an 
experimental circuit was designed with the parameters given by Equation (9.30) and the 
circuit configuration of Figure 9.6. The three-terminal device itslelf was designed by 
methods similar to the two-terminal device and the I-V characteristic is shown in Figure 
11.6. The chaotic results are shown in Figure 11.7. 
6 1 I 
5 0 5 
Voltage (Volts) 
Fig. 11.6. Three-terminal device I-V characteristic. 
I I 
Capacitor C1 Voltage (Volts) 
Fig. 11.7. Experimental chaos results. 
11.4 Summary 
The results of this chapter verifjl the theoretical predictions of this thesis. But even 
more importantly, they demonstrate that the methods presented herein are indeed 
practically useful. 

12. RESEARCH SUMMARY 
12.1 Reviewing the Problem 
The original problems to be addressed by this work we:re experimental I-V 
characterizations of the two-terminal N-shaped conductance, a figure of merit for 
switching speed with the three-terminal device, an investigation of the possibility of 
unwanted dynamics in a switching configuration, and a practical synthesis approach to 
using the three-terminal device in an autonomous chaotic modulator. 
12.2 The Problem Solution 
Solving these problems was not a straightfornard venture. The approach taken was 
to develop engineering intuition and results that lent themselves directly to other 
applications as was occassionally shown throughout the study. To conclude this thesis, a 
short summary of the solution to each problem is now presented. 
12.2.1 Experimental I-V characteristics 
The fbndamental problem in the strange I-V characteristics seen in the research 
literature is caused by the dynamic bias which exists under nonlinear oscillation. This 
phenomenon is a direct consequence of energy balance over one cycle of the oscillation. 
To solve the problem, a harmonic balance technique was employed to determine how the 
oscillation effects the bias. Developing an instrumentation technique: fiom these results, a 
much better I-V characterization is obtained. 
12.2.2 Switching speed figure of merit for the three-terminal device 
Since the proposed advantage of the device is the NDC region, a figure of merit was 
obtained fiom the time it takes the device to transverse this region .when switched. This 
figure captured the advantages of the NDC and gave a method to compare these new 
devices to each other and to traditional transistors. Also, the study ihowed that the Miller 
capacitance effect is not an issue with this design. 
12.2.3 An autonomous chaos modulator 
By using the three-terminal device in a negative feedback configuration, it was 
shown that a practical chaos modulator could be synthesized. T:he advantage of this 
device and negative feedback is that the linear circuit parameters can be forced to be 
passive. This is a practical criterion which has not been easily realized with other 
configurations. A successfU1 synthesis method was developed and both simulation and 
experimental results were presented. 
12.2.4 Undesirable dynamic behavior and the switching configuration 
Evidence that configurations being proposed for logic designs might have unwanted 
dynamics was a direct extension of the synthesis result. Forcing the linear components to 
be passive was the first step, but chaotic mappings were found which gave identical load 
line designs to those being posed for the switching applications. By looking at the 
spectrum of the autonomous circuit feedback voltage during chaos, fiequencies and 
amplitudes of interest could be identified. Removing the feedback and driving with a 
sinusoid near these frequencies, almost periodic and beating effects were observed due to 
the loss of injection locking. This result is definitely an undesirable one for switching. 
PSpice simulations suggest chaos may also be possible, but the numerical noise in the 
simulator itself has left some doubt. 
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